FORM PTO-1390 U.S. DEF (REV. 1-98)	ARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER								
TRANSMITTAL LETTER 7										
	2834-119P U.S. APPLICATION NO. (If known, sec 37 CFR 1.5)									
DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		09 7443 9111								
		A 1 LINE W .								
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED								
PCT/NO99/00180	June 2, 1999	June 2, 1998								
ZITLE OF INVENTION										
SCALABLE INTEGRATED DATA PROCESSING DEVICE										
APPLICANT(S) FOR DO/EO/US										
GUDESEN, Hans Gude; NORDAL, Per-Erik; LEISTAD, Geirr I. poplicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:										
		some sems and sense miss matter.								
1. This is a FIRST submission of items conce	erning a filing under 35 U.S.C. 371.									
2. This is a SECOND or SUBSEQUENT sub	omission of items concerning a filing under 35 U.S.	C. 371.								
	examination procedures (35 U.S.C. 371(f)) at									
1	applicable time limit set in 35 U.S.C. 371(b)	, ,								
\ =	liminary Examination was made by the 19 th m	nonth from the earliest claimed priority date								
5. A copy of the International Application	as filed (35 U.S.C. 371(c)(2))									
a. is transmitted herewith (required only if not transmitted by the International Bureau). WO 99/66551										
b. has been transmitted by the Int	ernational Bureau.	•								
c. is not required, as the application	on was filed in the United States Receiving Of	ffice (RO/US).								
A translation of the International Application into English (35 U.S.C. 371(c)(3)).										
Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(2)).										
it all a support the state of t										
b. have been transmitted by the International Bureau.										
c. have not been made; however, the time limit for making such amendments has NOT expired.										
a. Nave not been made and win not be made.										
A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).										
An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).										
A translation of the annexes to the International Preliminary Examination Report under PCT Article 36										
(35 U.S.C. 371(c)(5)).										
Items 11. to 16. below concern document(s) or information included:										
Tabuti										
11. An Information Disclosure Statement under 37 CFR 1.97 and 1.98./-1449 and International Search Report with cited references										
(PCT/ISA/210)										
12. An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.										
13. A FIRST preliminary amendment.										
A SECOND or SUBSEQUENT prel	immary amendment.									
14 A substitute angelification										
14. A substitute specification.										
15. A change of power of attorney and/or address letter.										
15. A change of power of attorney and/o	radioss letter.									
16. Other items or information:										
1.) PCT Request Form (PCT/RO/101)										
2.) Twenty (20) sheets of Formal D										

420 Rec'd PCT/PTO 0 2 FEB 2000

U.S. APPLICATION NO (if known, see 3		INTERNATIONAL APPLICATION NO				ATTORNEY'S DOCKET NUMBER		
O S NY	% 639nn		PCT/NO99/00180			2834-119P		
17. The following fees are submitted:					CALCULATIONS PTO USE ONLY			
BASIC NATIONAL FEE (37 CFR 1.492(a)(1)-(5):								
Neither international	preliminary examinati	on fee (3'	7 CFR 1.482)				}	
nor international sear	ch fee (37 CFR 1.445(a)(2)) pai	d to USPTO					
	rch Report not prepar			. \$970.00			j	
International preliminary examination fee (37 CFR 1.482) not paid to								
USPTO but International Search Report prepared by the EPO or JPO]	
International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO								
International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4)								
International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4)					\$	970.00		
Surcharge of \$130.00 for furnishing the oath or declaration later than 20 months from the earliest claimed priority date (37 CFR 1.492(e)).						130.00		
CLAIMS	NUMBER FILI		NUMBER EXTRA	RATE				
Total Claims	16 - 20 =		0	X \$18.00	\$	0		
Independent Claims	1 - 3 =			X \$78.00	\$	0		
L 1								
MULTIPLE DEPENI				+ \$260.00	\$	0		
TOTAL OF ABOVE CALCULATIONS =					\$	1100.00		
Reduction of ½ for filing by small entity, if applicable. Verified Small Entity statement					\$			
must also be filed (Note 37 CFR 1.9, 1.27, 1.28).								
				TOTAL =	\$	1100.00		
Processing fee of \$130.00 for furnishing the English translation later than30months from the earliest claimed priority date (37 CFR 1.492(f))+								
TOTAL NATIONAL FEE =					\$	1100.00		
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be					├─			
Eaccompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +					\$			
		<u> </u>	TOTAL FEES ENC	CLOSED =	\$	1100.00		
					1	Amount to be:	\$	
						refunded		
1					<u> </u>	charged	\$	
a. A check in the amount of \$ 1100.00 to cover the above fees is enclosed.								
b. Please charge my Deposit Account. No in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed.								
c. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 02-2448.								
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive 1.137(a) or (b)) must be filed and granted to restore the application to pending status.								
Send all correspondence to: Birch, Stewart, Kolasch & Birch, LLP or Customer No. 2292 P.O. Box 747 SIGNATURE								
Falls Church, VA (703)205-8000	VA 22040-0747 MUTTER, MICHAEL K. NAME							
		#29,680 (MKM) REGISTRATION NUMBER						
/dll February 2, 2000								

09 / 463900 420 Rec'd PCT/PTO 02 FEB 2000

PATENT 2834-119P

IN THE U.S. PATENT AND TRADEMARK OFFICE

Applicant:

GUDESEN, Hans Gude et al

Int'l. Appl. No.:

PCT/NO99/00180

Appl. No.:

New

Group:

Filed:

February 2, 2000

Examiner:

For:

SCALABLE INTEGRATED DATA PROCESSING

DEVICE

PRELIMINARY AMENDMENT

BOX PATENT APPLICATION

Assistant Commissioner for Patents Washington, DC 20231

February 2, 2000

Sir:

The following Preliminary Amendments and Remarks are respectfully submitted in connection with the above-identified application.

AMENDMENTS

IN THE SPECIFICATION:

Please amend the specification as follows:

Before line 1, insert --This application is the national phase under 35 U.S.C. § 371 of PCT International Application No. PCT/NO99/00180 which has an International filing date of June 2, 1999, which designated the United States of America.--

MKM/dll

2834-119P

IN THE SPECIFICATION:

CLAIM 16: Lines 1 and 2, delete "or 14"

REMARKS

The specification has been amended to provide a cross-reference to the previously filed International Application.

The amendments to the claims are merely to delete undesired multiple dependencies and places the application into better form prior to examination.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

Michael K Mutter, #29,680

P.O. Box 747

Falls Church, VA 22040-0747 (703) 205-8000

(Rev. 01/08/2000)

PCT/NO99/00180

420 Rec'd PCT/PTO 0 2 FEB 2000

Scaleable integrated data processing device

The invention concerns a scaleable integrated data processing device, particularly a microcomputer, comprising a processing unit, wherein the processing unit comprises one or more processors, and a storage unit, wherein the storage unit comprises one or more memories, and wherein the data processing device is provided on a carrier substrate.

An apparent paradox of today's semiconductor based data processing devices is that although the performance of the microprocessors as an average has increased by 60 % per year in recent times and hence with a factor on about 100 from the end of the eighties and up to 1998, the access time of random accessible write/read memories, so-called RAMs has diminished with about 7 % per year and hence only been halved in the same time period. The gap between processor performance and the access bandwidth of RAMs has hence increased with a factor of about 50 during the last ten years. The development in regard of processor performance and access time hence makes it necessary to improve both the memory bandwidth and reduce the latency, that is the waiting time which occurs when instructions and data shall be fetched. The emphasis in the development of dynamic RAMs (DRAMs) has, however, been on reducing the size of the memory cells in order to realise DRAMs with high storage density.

Generally, however, the cause of the above misproportion is quite evident. The processor must communicate with one or more memory types during the different phases of a computing task and in some cases the communication will be very intensive, for instance when the processing presupposes the use of look-up tables. In order to achieve high processing speeds, the fastest and most commonly used memories are provided physically integrated with the central processing unit. Unfortunately, such memories consume a relatively large chip area if their storage capacity shall be sufficient and it is necessary with an unfortunate compromise in order to distribute the available physical area between processor and high-speed memories. This in its turn implies that further memory capacity only can be obtained via bus lines to more distant memory units. Depending on an optimisation in each separate case the result will generally be that a total device architecture is obtained where much of the chip area and the processing performance of the central

5

10

15

20

25

30

35

10

15

20

25

30

35

processing unit are used for handling the data flow between the central processing unit and more distant memory units which are connected with the central processing unit via bus lines on the semiconductor substrate.

In concrete terms this means that the microprocessor uses 75 % of its time in the memory device when it shall execute database processing and matrix computations. The development has been such that 60 % of the area and 90 % of the transistors of the most modern microprocessors are adapted to handle the gap between the processor performance and access bandwidth by being used in special hardware on the chip, for instance in special high-speed memories or cache memories in order to handle the increasing latency. Also in regard of dynamic RAM (DRAM) has the development caused unexpected difficulties. In 1986 it was employed a typical minimum memory capacity for PCs of 32 1 Mbit DRAM. while it in 1997 was used two 64 Mbit DRAMs because the growth rate of the minimum memory size only was half of the growth rate of the capacity of the DRAM. As most of today's microprocessors are oriented towards the use of cache memories, it is necessary with lower latency, but the development has instead progressed towards the higher bandwidths and higher latency. It is evident that increasing the capacity of the DRAMs will be no solution, as DRAMs with a capacity of 256 Mbit or 1Gbit in reality shall result in higher costs per bit and cause a higher bandwidth requirement for error control. If the latter is to be met, the latencity, however, will be correspondingly higher.

In order to solve the problems which the disproportion between the processor performance and a RAM access time causes, it has recently been proposed (Patterson & Al., "Intelligent RAM (IRAM): Chips that Remember and Compute". 1997 IEEE International Solid-State Circuits Conference, pp. 224-225) to implement processing logic and memory on one and the same chip, where most of the transistors will be used in the memory device. An integrated data processing device of this kind has been denoted intelligent RAM or IRAM. The use of a DRAM with 1 Gbit capacity provides enough transistors to implement a powerful processor and a memory which is large enough to contain whole programs and data sets. In an IRAM of this kind the memory is divided into blocks with memory gates with a width of for instance 1 Kbit. Typical chip sizes will be 600 mm², such that an IRAM shall need more metal layers in order to increase the transmission speed of the lines and possibly also require faster transistors for the high-speed interface

10

15

20

25

30

35

of synchronous DRAMs. The possible advantages suggested in case of IRAM include lower memory latency, e.g reduced by a factor of 10⁻¹, higher memory bandwidth, for instance any increase with a factor of 100, and lower power consumption. The dimensions of the memory (width dimension) can be adjusted, and an IRAM shall not occupy an area on the board as large as conventional data processing devices with corresponding capacity in regard of storage and processing would do.

Alternatively it has been suggested (Yoo & al., "A 32-bank 1 Gb DRAM with GB/s Bandwidth, ISSCC Digest of Technical Papers, pp. 378-379, Feb. 1996) to employ IRAM with vector processors. Such vector processors work with linear number arrays. Vector processors do not need cache memories, but require memory with low latency, often realized as static RAM (SRAM) og with large bandwidth, as hundreds of separate memory groups may be used. The proposed IRAM system with a memory capacity of 1 Gbit will hence be adapted to the needs of a vector processor. This prior art is shown in figure 1 which schematically suggests how an IRAM vector microprocessor may be realized. Based on a 0.18 μ DRAM process with a chip area of 6 cm^2 an IRAM could have 16 addition and multiplication units with a frequency of 500 MHz and 16 1024 bit wide memory ports which at a frequency of 50 MHz collectively would provide 100 Gbyte/s memory bandwidth. An IRAM of this kind could execute a typical test program (Linpack) with a speed of 8 GFLOPS, which is five times Cray's fasters vector-based supercomputer processor (Cray T-90). Whether IRAMs may have a breakthrough will be dependent on the memory capacity on a chip, as this is expected to increase from 10-32 Mb for graphic products such as games and to 128-256 Mb for network computers and portable PCs.

Further there are in the art also known the use of parallel processing in order to increase the processing speed. This has been achieved by basing the processors on architectures which allows processing of data and data sets in parallel. Typical examples are parallel processors on instruction level such as pipeline processors of superscalar processors which have an architecture which can handle very long instruction words (VLIW). It has also been developed processors which works on instruction level, but with data in parallel, and this may be realized either with pipeline architectures, systolic architectures, and, as mentioned above, with vector architectures. A difficult realizable desired goal has been the development of data processing devices

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

which can work with architectures which allows parallel data processing on process level, that is so-called MIMD architectures (Multiple Instructions, Multiple Data). It has been proposed MIMD architectures with either distributed memories or common memories, but in practice most of these architectures are initially based on different forms of multiprocessing in parallel, that is with use of processor networks. This is today difficult to realize with an optimal interconnectivity and is any case impossible to implement in a chip configuration with today's semiconductor technology, particularly as long as the chip size is limited to a few cm².

The increasing gap between the theoretical processing speed of modern central processing units and the total speed of the device is an important problem which has proved to be very difficult to obviate and almost impossible to solve by a further development of data processing devices based on for instance silicon-based semiconductor technology only. Neither an increase in chip size or structural solutions which employ vertical structures and hence achieve more components on one and the same substrate material have turned out to be suitable. This is closely connected with the memory devices comprising memory cells which explicitly are dependent on switches implemented in the semiconductor material of the substrate. In other words each bit spot in a memory must have exclusive access to a part of the substrate, and hence structural solutions are required wherein memory devices and processor must be provided in juxtaposition. Attempts to form vertical structures, for instance by stacking several layers on each other, have also failed because it is still necessary with the electrical access and components, for instance switches, in the same underlying semiconductor substrate, Hence no net capacity increase is obtained by use of multilayer solutions and with the substrate area already exploited with maximum density. By using vertical stacked circuit layers it additionally becomes a problem with the heat dissipation in the separate layers, as today's semiconductor-based memories are volatile and hence need a refresh current.

Generally the stacking of several layers with components which use active switches based on today's semiconductor technologies implies the use of transverse current paths to underlying layers. This restricts to high degree the number of layers which may be stacked, particularly where the different layers and parts of these need dedicated current paths. In addition to the volume which is taken up by a dense network of transverse current paths, the

10

15

30

complexity of the fabrication and hence the production costs increase quickly with the number of layers in the stack.

The possibilities of increasing the processing and memory capacity in an integrated data processing device and achieving sufficient memory bandwidth while the latency is reduced in correspondence with the increased processor speed seem to be small with today's semiconductor technologies. An increase in memory capacity is a goal for all memory types in today's data processing devices, but has turned out to be particularly difficult to realize for memories with fast random access without a tradeoff in processing performance and the size and cost of the devices. The necessary electrical connections are a problem in themselves and do not seem to be realizable, neither with the use of vertical or stacked configurations and not at all with an increase in the chip area in common one-layer technologies.

The main object of the present invention is hence to provide a integrated data processing device where a processing unit and memory unit are realizable with almost unlimited capacities in varying configurations and architectures, while bandwidth requirements and latency are optimized and without the electrical connection between the separate components placing a restriction on capacity and transfer times.

Another object is to avoid the use of conventional dynamic DRAMs, but instead realizing the memory unit in a technology which both allow fast access and large capacity with possibilities for a functional configuration of the memory unit in sub-units which separately for instance provide RAM functions, ROM functions or mass storage functions.

A third object is specifically to reduce every form of latency, such that processor performance and memory access can be adapted optimally and preferably such that cache memories in the processing unit are avoided.

A fourth object is to be able to implement optimally scalable architectures for parallel processing integrated on one and the same substrate, whether it concerns the use of parallel processor architecture or a multiprocessor architecture with dynamic connection between processors working in parallel.

A fifth object of the invention is to realize the integrated data processing device in a volumetric configuration and with current paths which extend

30

both horizontally and vertically in the volumetric configuration to provide an optimal interconnectivity between the separate components of the data processing device and simultaneously to reduce the data transfer rate between the components.

- The above-mentioned and other objects are achieved according to the invention with a data processing device which is characterized in that the data-processing device comprises mutually adjacent, substantially parallel stacked layers, that the processing unit and the storage unit are provided in one or more layers, the separate layers being provided with a selected number of processors and memories in selected combinations, that each layer comprises in or on the layer horizontal electrical conducting structures which forms electrical internal connections in the layer, and that each layer comprises further electrical structures which provide electrical connection to other layers and to the exterior of the data processing device.
- In an advantageous embodiment according to the invention one or more layers are realized in the form of a number of sublayers in a technology which on a first level of a functional hierarchy configures functionally one or more layers as a combined processor and memory layer, or one or more layers substantially as processor layers, or one or more layers substantially as memory layers.
 - In that connection it is also advantageous that the processing unit in a layer is configured functionally on a second level of the functional hierarchy as one or more processors or parts of one or more processors, at least one processor constituting a central processing unit or microprocessor in the data processing device, and possible further processors optionally being configured as control and/or communication processors respectively.

In an advantageous embodiment according to the invention the storage unit in a layer is configured functionally on a second level of the functional hierarchy as one or more memories or parts of one or more memories. at least one memory constituting a RAM and being connected with at least one central processing unit or microprocessor in the data processing device, and possible further memories optionally being configured as high-speed memories. ROMs. WORM, ERASABLE and REWRITEABLE respectively.

15

20

25

30

In that connection it is also advantageous that at least a part of the storage unit constitutes a mass memory, the mass memory optionally being configured as RAM, ROM, WORM, ERASABLE or REWRITEABLE or combinations thereof.

In a further advantageous embodiment according to the invention the further electrical structures in a layer are provided on at least a side edge of the layer as an electrical edge connection.

In a yet further advantageous embodiment according to the invention the further electrical conducting structures in a layer are provided as vertical conducting structures which form an electrical connection in the cross-direction of the layer and perpendicularly to its plane to contact electrical conducting structures in other layers.

Finally, it is according to the inventions advantageous that one or more layers are formed of an organic thin-film material, the organic thin film material or materials being selected among monomers, oligomers and polymeric organic materials and metal-organic complexes, or combinations of materials of this kind, or that one or more layers are formed of inorganic thin-film material, the inorganic thin-film material or materials being selected among crystalline, polycrystalline and amorphous thin-film materials, or combinations of materials of this kind.

Particularly according to the invention all layers are formed of an organic thin-film material.

Advantageously, according to the invention are two or more layers formed of both organic and inorganic thin-film materials or combinations of materials of this kind.

The invention shall now be explained in more detail in connection with examples of embodiments and with reference to the accompanying drawings wherein the same reference number normally denotes similar parts, but wherein similar parts not everywhere have been provided with reference numbers, and wherein

figure 1 which has already been mentioned, schematically shows an IRAM with vector microprocessor according to prior art.

- fig. 2 schematically and in principle the data processing device according to the present invention integrated in the form of stacked layers.
- fig. 3 schematically a first embodiment of the data processing device according to the invention,
- fig. 4 schematically a second embodiment of the data processing device according to the invention,
 - fig. 5 schematically a third embodiment of the data processing device according to the invention,
- fig. 6 schematically a fourth embodiment of the data processing device according to the invention,
 - fig. 7a. b schematically respectively in plan view and cross section a memory which may be used in the storage unit in the data processing device according to the invention.
- fig. 7c. d sections through a first embodiment of a memory element in the memory in fig. 7a,
 - fig. 7e a section through a second embodiment of a memory element in the memory in fig. 7a.
 - fig. 7g a section through a storage unit comprising several stacked memory layers,
- fig. 7h a detail of the storage unit in fig. 7g.
 - fig. 8a, 8b, 8c respectively in perspective, section and plan view a third embodiment of a memory element which may be used in the memory in fig. 7a,
 - fig. 9 the fundamental embodiment of the memory element shown in fig. 8,
- 25 fig. 10 schematically the electrode matrix used in the memory in fig. 7a and with use of memory elements in the embodiment as shown in fig. 8,
 - fig. 11 a first field effect transistor (FET) which may be used in the data processing device according to the invention.
- fig. 12 a second field effect transistor which may be used in the data processing device according to the invention.

- fig. 13 a third field effect transistor which may be used in the data processing device according to the invention,
- fig. 14 a fourth field effect transistor which may be used in the data processing device according to the invention,
- fig. 15 a schematic section through a diode structure generated by a conversion of layer material and which may be used in the data processing device according to the invention.
 - fig. 16 a schematic section of a MOSFET structure generated by conversion of the layer material and which may be used in the data processing device according to the invention,
 - fig. 17a a schematic section through a logic inverter structure which employs the MOSFET structure in fig. 16 and which may be used in the data processing device according to the invention.
- fig. 17b a schematic section through a variant of the inverter structure in fig. 17a.
 - fig. 18 the equivalent diagram of an AND gate realized in CMOS technology,
 - fig. 19a-d in plan view the sublayers in an AND gate structure realized in thin-film technology and according to the equivalent diagram in fig. 18 with the use of MOSFET structures as the one shown in fig. 16.
- fig. 20 the stacked AND gate structure in fig. 19, but exploded in the separate sublayers,
 - fig. 21a schematically another variant of the AND gate structure in fig. 20, where the separate MOSFET-structures are provided above each other in vertical configuration and mutually paired with common gate electrode,
- 25 fig. 21b schematically a variant of the embodiment in fig. 21a,
 - fig. 22 schematically a processor architecture which combine data parallelisment and function parallelism and which may be used in the data processing device according to the invention,
- fig. 23 schematically the principle of an MIMD architecture with distributed memory system,

15

20

25

30

WO 99/66551 PCT/NO99/00180

fig. 24 schematically a more practical embodiment of the MIMD architecture in fig. 23.

fig. 25 schematically the principle of an MIMD architecture with shared memory system, and

fig. 26 how the MIMD architecture in fig. 25 may be realized in the data processing device according to the invention.

The starting point of the present invention is that the data processing device according to the invention can be realized in the form of mutually adjacent, substantially parallel stacked layers, preferably composed by several sublayers which specifically realize determined electrical properties in the main layer, and that neither the processing unit nor the storage units apart from in one or a few layers, shall employ active devices in a large degree. This is realizable with use of novel materials and architectures which shall be discussed more closely in the following. In its most schematic form this is shown in fig. 2, where a multilayer structure consisting of respectively a processor layer P and a number of memory layers M1, M2.... is provided on a substrate S. The substrate S may for instance be made of silicon and the thereabove provided layers P realize the processor layer wherein at least a central processing unit (not shown) is included and possibly one or more control and communication processors. The processor layer hence will comprise active components and may well be realized in inorganic semiconductor technology, for instance on a silicon substrate. Above the processor layer the different memory layers M1. M2... which constitute the storage unit in the data processing device are provided in stacked configuration, the separate memories being provided in each separate memory layer and configured as for instance RAM, ROM, ERASABLE or REWRITEABLE, the last-mentioned concept covering both erasable and over-writeable memories.. It is to be understood that each layer P, M in the data processing device in fig. 2 comprises electrical conducting structures, either horizontal or vertical, which provide connection between the components in each layer and the layers themselves. This shall be discussed more closely in the following.

Fig. 3 shows more explicitly a first embodiment of the data processing device according to the invention and substantially realized on the first level of the

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

functional hierarchy. Here once again the processor layer P is provided on a substrate S and will as before include active components such as transistors in order to realize one or more central processors and possible control and communication processors. Above the processor layers P a memory interface 1 is provided and extends beyond the processor layer P and over the substrate S. Above the memory interface memory layers M₁, M₂... are provided. Both the processor layer P and the memory layers M and memory interface 1 comprise not shown horizontal electrical conducting structures to provide connection between the separate components, but in addition these conducting structures are in the memory layers M conveyed to electrical edge connections at the side of the memory layer and the memory buses 2 which are provided in a separate memory bus module 2' as shown in the figure. For each memory layer M₁, M₂... there are provided corresponding memory buses 2₁, 2₂... and they may in their turn be generated as both horizontal and vertical electrical conducting structures in the memory bus module 2'.

Figure 4 shows another embodiment of the data processing device according to the invention. As before the processor layer P is provided on the substrate S. while the memory interface 1 is provided above the processor layer P and covers this without contacting the substrate S. The separate memory layers M₁, M₂... are provided above the memory interface 1, but in this embodiment a separate memory bus module has been renounced. Instead the memory buses 2 are in their entirety generated as vertical electrical conducting structures which extend to the memory layers M₁, M₂... and provide connection to the memory interface 1. The memory buses 2 provide connection to not shown addressing lines for memories in the storage unit, as the addressing lines may be provided in the form of horizontal electrical conducting structures in each memory layer M. Preferably, the memory layer M₁ which is located closest to the processor layer P is realized with write/read memories (RAM) such that the signal paths between RAM and the processor layer P become as short as possible. The memory layer M₁ may be realized with a number of RAMs and the I/O port of each RAM is provided on memory buses 2, particularly provided for each RAM, such this is shown in the figure. The remaining memory layers M2..., which may be present in a very large number can realize the mass memory of the data processing device. It is, however, to be understood that in principle it needs not to be any difference between the physical realization of respectively RAMs and the mass memory, as the memory in the separate memory layers can be realized

10

15

20

25

30

35

in precisely the same technology. Similar to RAM the mass memory hence may be realized with memories which in their entirety are realized as write/read memories, ERASABLE or REWRITEABLE, but may also comprise memories of the type WORM (Write Once, Read Many Times).

Preferably are the separate layers according to the invention as mentioned realized in the form of a number of thin sublayers in a technology and with materials which make it possible to realize the layers as combined processor and memory layers and one or more layers substantially as memory layers. This is to be discussed more closely in the following. It may in that connection be appropriate that the technology which is used for realizing the layers for this purpose forms a functional hierarchy, wherein the first level in the functional hierarchy configures the layers functionally as either combined processor or memory layers or as separate processor or memory layers. The second level in the functional hierarchy will then configurate the processing unit functionally as one or more processor or parts of processors and these may as required constitute one or more central processing units and microprocessors in the data processing device, and if necessary dedicated processors or possibly be configured as respectively control and/or communication processors. On the third level of the functional hierarchy the technology applied implements the architecture of the separate processor, for instance the central processing unit as a parallel processor with several execution units working in parallel. Correspondingly the applied technology in the second level of the functional hierarchy will configure the storage unit functionally as one or more memories or parts of memories. On the third level on the functional hierarchy one or more memories may be realized as RAMs and then be connected with one or more central processing units, and possible further memories may optionally be configured as high-speed memories, ROM, WORM. ERASABLE and REWRITEABLE. These memories may then be included in the mass memory of the storage unit and if they are configured as ERASABLE or REWRITEABLE, they may in reality be able to work as RAMs, but with far larger storage capacity than which is the case for conventional RAMs. However, there is nothing against that the applied technology may be used for realizing RAMs with the storage capacities which far exceed today's dynamic RAMs based on inorganic semiconductors, and at least for realizing RAMs with a storage capacity which approaches the mass storage capacity of common PCs.

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

The above-mentioned features and advantages are realizable by the data processing device according to the invention substantially being based on components realized in thin-film technology. Particularly in that connection will the sublayers appear as separate thin-films and may be combined, for instance by lamination into main layers, that is processor layers and/or memory layers. In the active components such as the transistors in the processors semiconducting thin-film materials may be used and which may be inorganic, organic, amorphous or polycrystalline.

In the memory materials and logic devices a non-volatile thin-film material may be used, such that these components maintains a given logic state in case of interruption in the power supply.

Particularly the thin-film materials which are used for realizing memories in a memory layer may be such they spontaneously form diode junctions and they may in addition also be based on anisotropic conducting thin-film materials. This will make possible addressing schemes where the memories are configured as electrically addressable passive matrices which make possible high storage density and a large storage capacity without any active components being necessary. Particularly the whole memory layer may in each separate case be realized in the form of memory modules embodied in thin-film technology. Technically it is well-known how this may be realized, for instance by successive deposition of the separate layers on a common substrate, or by joining separate ultra-thin self-supporting layers. This shall also be discussed in more detail in the following.

There shall now with reference to fig. 5 be described a third embodiment of the data processing device according to the invention, as fig. 5 shows a more completely rendered embodiment. In this embodiment several processor layers P are used. The first of these processor layers P₁ is provided adjacent to a processor interface 3 which is located closest to the substrate S. Interfoliated between a first P₁ and second processor layer P₂ which, such this is indicated in the drawing, may comprise several processors 5, a first memory layer M₁ and one or more RAMs 6 assigned to the processor 5 in the processor layer P₂ follows with several processors 5 and assigned thereto a memory layer M₂ with one or more RAMs 6 assigned to the processor in the processor layers P₂. Above the memory layer M₂ now follows a third

10

15

20

25

processor layer P₃ which again may comprise several processors 5 and then follows the memory layer M₃ with one ore more RAMs 6 assigned to the processors in the processor layer P₃. It is to be understood that the number of processor layers P with assigned RAM layers M₁, M₂, M₃ may well be larger than 3, and that the embodiment as shown in fig. 5, of course is purely schematic and exemplifying.

Above the memory layer M₃ a memory interface 1 is provided and above this follows further memory layers M₄, M₅... in a very large number and may well realize a mass memory in the data processing device. These further memory layers M₄, M₅ is via memory buses 2 realized in the form of vertical electrical conducting structures, conveyed to the memory interface 1. Correspondingly are the separate RAM in the memory layers M₁, M₂, M₃ also conveyed to the memory interface 1 hrough the separate layers extending via vertical memory buses 2. In addition memory buses 7 which leads to the I/O ports on the separate RAMs are provided between the processors 5 in the processor layers P₁, P₂, P₃ and assigned RAM in the memory layers M₁, M₂, M₃. For each processor 5 two such memory busses 7 are drawn for symbolically to indicate separate instruction and data buses. This is of course no condition. The processor interface 3 is connected to possible external units over an I/O-bus 8 and correspondingly it is for the memory interface 1 provided an I/O-bus 9.

In the embodiment as shown in fig. 5 is provided particularly a data processing device which according to the invention is configured with a number of processors 5 and at least the corresponding number of RAMs assigned to the processors. By configuring the processing unit with several processors and providing each processor with one or more RAMs, where the vertical configuration of the data buses simultaneously allows a very large transfer rate, it will to a large degree be possible to solve the latency problems even with large bandwidths for the I/O-ports of RAMs.

When the RAMs additionally are implemented with technologies which shall be discussed in more detail in the following, particularly technologies which allow addressing in parallel and with full exploitation of a very large transfer bandwidth even with very high cycle time, the problem with the above-mentioned gap between high processor performance and long access

10

15

20

25

30

35

time can be eliminated. In reality there may in a suitable architecture be realized a data processing device with several processors working in parallel, such that with an appropriate embodiment of the separate processor, for instance by using parallel processing also in the processor itself, an integrated data processing device is realized with a capacity which approaches or exceeds known supercomputers implemented in conventional technology. For this purpose it is as shown in fig. 5 provided a processor bus 4. As will be mentioned below, the use of several processors 5 which possibly can work in parallel and which are mutually connected over the processor bus 4 and in addition provided in close connection to one or more RAM. not only an embodiment which in a large degree eliminates the latency problems. but also due to the volumetric embodiment of the data processing device allows optimal interconnectivity between processors and the appurtenant RAMs. If the network of the processors 5 and RAMs 6 is embodied as shown in fig. 5, it may be configured dynamically in order to provide a capacity which are optimally adapted to a given task. The configuring may for instance take place with a particular, not shown control processor which advantageously may be provided in the processor interface 3 whereto the processor bus 4 is connected.

As mentioned above, the processors do not need to be provided in separate layers or processor layers P, and correspondingly neither all memories in the storage unit need to be provided in separate layers or memory layers M. Appropriately processors and memories, for instance RAMs assigned to the processors, may be provided in one and the same layer, such this is shown in fig. 6 which also shows embodiment of the data processing device according to the invention. Once again a processor interface 3 with an I/O-interface 8 is here provided on a substrate S, and above this processor interface 3 follows a processor layer P₁ with one or more processors. Both the processor interface 3 and the processor layer P₁ may as the lowermost layers in the data processing device in fig. 6 and adjacent to the substrate be realized in conventional, for instance silicon-based semiconductor technologies. A first memory layer M₁ which may be configured with one or more RAMs 6 assigned to the processors 5 in the underlying processor layer P₁, is provided above the latter. In fig. 6, however, the separate RAM 6 in the memory layer M₁ is not particularly emphazised. On the other hand it is shown how memories in the memory layer M₁ may be directly connected to the

10

15

underlying processor layer P₁ via buses 7, as the stacked configuration allows such buses 7 to be provided in large numbers by being embodied as vertical conducting structures and the configuration layer on layer allows that a very large number of such bus connections to be provided between the processor layer P₁ and memory layer M₁ and in addition with short signal paths. A juxtaposed arrangement in a surface would in contrast require longer path connections and hence longer transfer times. Further there are in the data processing device in fig. 6 provided combined memory and processor layers MP₁, MP₂ and MP₃ equipped with processors connected mutually and to the processor interface 3 via the same processor bus 4. All the combined memory and processor layers MP may comprise one or more processors 5 and one or more RAMs 6. Above the combined memory and processor layers MP there is as before provided a memory interface 1 with an I/O-interface 9 to external units, and above the memory interface 1 follow memory layers M_2 , M_3 etc. in as a large number as desired and possibly realized as the mass memory of the data processing device. These memory layers M₂, M₃ are in their turn connected to the memory interface 1 via memory buses realized as vertical conducting structures 2 through the layers M2, M3....

In fig. 2-6 the data processing device according to the invention is shown as 20 a section through the different layers of the device, but it is to be understood that the layer-wise structure of the data processing device actually realizes volumetric configurations where for instance the vertical current conducting structures 2 may be provided distributed over the surface and hence provide a large number of connections between memories and processors and 25 accompanying interfaces, and similarly that for instance the processor bus 4 in each case extends both horizontally and vertically in the different layers and may connect processors which are distributed within one and the same layer or on different layers in a three-dimensionally configured network. - In that connection it shall also be remarked that when the expression 30 "horizontal" and "vertical" is used for the electrical conducting structures, it shall by this be understood that the first-mentioned concept everywhere implies that the conducting structure extends along the layer and substantially parallel with the upper and lower side thereof, and correspondingly that the second concept everywhere means that the structure extends substantially 35 perpendicularly to the upper and lower side of the layers and transversing these. Purely practically may consequently also "horizontal" and "vertical" refer to the orientation of the layers in relation to the underlying,

10

15

20

25

30

35

substantially planar substrate, as the layers not only are mutually parallel, but also extends in parallel in relation to the surface of the substrate S.

In principle there is nothing against that the data processing device according to the invention, apart from the substrate, wholly may be realized with substantially organic materials, possibly metal-organic complexes and implemented in thin-film technology. Purely practically it may be an advantage to provide a processor interface 3 and the lowermost processor layer P₁ adjacent to the substrate S, such that one possibly is free to realize the components in these layers in conventional and well-known semiconductor technologies, for instance based on silicon. It is, however, nothing against that these layers, of course, may be realized in an organic thin-film technology.

How memories in the storage unit may be realized in practice will now be described more closely in the following. Similarly, examples of embodiments of active components, such as for instance transistors and conducting structures, shall be mentioned, wherein also different suitable materials and technologies for implementing these components briefly will be discussed. It will then more clearly also be evident that the data processing device in the embodiments as shown in fig. 2-6 may be realized with technologies which either is available or for the time being are under development, among other by the applicant.

I NO patent application 972803 which has been assigned to the present applicant and which hereby is incorporated as reference, there is disclosed an electrically addressable logic device suitable for storage or processing of data. An embodiment of this device configured as a data memory is shown in fig. 7a. The memory comprises a memory medium 10 which forms a layer-like continuous structure which can be realized as a layer in one of the memory layers M in the present invention. The memory medium 10 is formed by a substantially organic material which may go through a physical or chemical change of state by a suitable energetic influence. The memory medium 10 is as shown in fig. 7a provided between a matrix of substantially orthogonal intersecting electrodes 11 and 12 such that these in relation to the memory medium forms a substantially orthogonal electrode matrix which everywhere contacts the memory medium directly. It is to be understood that electrodes 11, 12 may be realized as the above-mentioned conducting

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

structures in a memory layer M. In the intersection between an underlying electrode 11 and an overlying electrode 12 it is in the memory material 10 formed a logic cell which under influence of voltage, current or an electric field may attain a state which can represent the predetermined logic value of the cell. These logic cells hence constitute the memory elements in the memory as shown in fig. 7a. Each of the electrodes 11, 12 is connected with a memory bus module 2' via addressing lines 13 and the memory bus module is over the memory bus 2 connected with a memory interface 1 which may be provided in another layer in the data processing device and spaced apart from the memory layer in question, the memory bus 2 for this purpose partly being embodied as vertical conducting structures which extend through the different lavers in the data processing device. as this schematically is indicated in fig. 7b which shows a section through the memory in fig. 7a taken along one of the electrodes 12. Fig. 7c and 7d shows sections through the separate memory cell 14 which is formed in the intersection between an overlying electrode 11 and an underlying electrode 12. It is to be understood that the electrodes 12 and 11 may be provided in or on the memory medium 10 and contact this directly or it may on both sides of said memory medium be provided not shown dielectric layers, such that the electrodes 11, 12 contact the memory medium 10 indirectly. If a voltage is applied to the electrodes 11, 12 is in each case a direct or indirect electrical connection obtained through the memory element, such that it may be brought to definite state or that a definite state in the memory element 14 may be detected. The change of state in the memory element 14 may be a change in the current or voltage characteristics of the memory material in this location or a change in the impedance value of the material. By selecting suitable materials a condition of state in absence of voltage or electrical fields will be permanent such that the state is maintained permanently and the memory in fig. 7a hence realizes a non-volatile electrically addressable memory device. The memory material in itself may be a polymer, material, for instance a conjugated polymer and it may also comprise an anisotropic electrical conducting material, that is a material which only conducts electricity in the transversal direction between the electrodes, such that in the memory material are not generated electric currents which propagate in the longitudinal direction. The memory material 10 may also be realized in this way or added substances which causes it under the influence of voltage or electric fields to transfer from a crystalline into an amorphous phase or vice versa, the current/voltage

10

15

20

25

WO 99/66551 PCT/NO99/00180

characteristics of the phase state being distinct and allowing a detection. The electrodes 11, 12 which are realized in the form of horizontal conducting structures in the memory layer M in question may in themselves be a conducting organic material and be realized in form of the deposited metalorganic compounds or as metals on the surface 10 of the memory material. Further the memory element or the logic cell 10, 14 may realize a rectifying diode between the electrodes 11, 12 such that the memory device in fig. 7a forms an electric network of such diodes. The consequence of this shall be described more closely in the following, but a diode network of this kind may prevent write and/or detection errors due to sneak currents from a memory element to another in the electrode matrix. Particularly, there may be used an organic memory material 10 which spontaneously forms a diode junction in the memory element 14. Further it is regarded as advantageous that the logic cell is realized such that the memory material 10 under influence of electric currents or electric fields undergoes a reaction which causes the resistant value of the separate logic cell to change. Then the value of the logic cell may be detected by measuring the impedance of a logic cell, and this detection of course corresponds to a reading of the content of the memory device as shown in fig. 7a. If the logical value of the memory element can be switched reversibly, the memory device in fig. 7a realizes a write/read memory or memory of the ERASABLE type. but there is nothing against that the logic value may be switched irreversibly, such that the memory device in fig. 7a thus realizes a read only memory (ROM) or a memory of the type WORM. By using a memory device as shown in fig. 7a in stacked memory layers M, these must be mutually isolated and this can take place by providing dielectric thin layers 15 on each side of the electrodes. If the electrodes now 11, 12 now are located on the surface of the memory material, they may simultaneously be incorporated in these dielectric layers 15 as shown in fig. 7d.

In a variant of the memory device in fig. 7a, where the memory device in itself still has the same electric configuration, the memory material 10 used may be a thin film of ferroelectric material, as a ferroelectric material of this kind under an applied electric field may attain a first or second polarization state and be switched from a disordered state to one of the polarization states and from the first to the second polarisation state or vice versa. A logic cell or a memory element 14 may then be realized in the thin film of ferroelectric material between the electrodes 11, 12. A definite polarization state assigned

10

15

20

WO 99/66551 PCT/NO99/00180

to the logic element 14 represents the logical value of the logic element or the data value stored in the memory element. In each case the logic cell or memory element is configured as shown in fig. 7c and fig. 7d. If the logic material or the memory medium is a ferroelectric thin film, the logic cell or the memory element 14, however, also may be realized as shown in fig. 7e in plan view in fig. 7f in a section taken along the line A-A' in fig. 7c. Here the overlying electrode 12 is spaced apart from the underlying intersecting electrode 11 by an isolating step 15'. The active area in the ferroelectric thin film will then appear as thin stripes on both sides of the electrode 12 as shown in fig. 7e and extend towards the underlying electrode 12 such this is shown in fig. 7f and where the field lines furthermore is indicated by arrows. In the fabrication of a memory device based on a ferroelectric thin film as mentioned herein, first electrodes 11 are formed by patterning of a suitable material, for instance provided on a not shown isolating substrate. A continuous layer 15 of an isolating material is provided above this and on the top thereof the overlying electrodes 12 such that a substantially orthogonal electrode matrix is obtained. After the deposition of the electrodes 12 the isolating material 15 is etched or removed in another manner in the portions between the electrodes, and the ferroelectric thin film 10 provided as a continuous layer above the electrodes, such this is indicated in fig. 7f. The ferroelectric thin film 10 may be formed in a ceramic material or be a ferroelectric liquid crystal material, but will preferably be formed by a polymer or copolymer, for instance a vinylidene fluoride/trifluoroethylene copolymer.

25 A memory device as shown in fig. 7a may be included in the storage unit in the data processing device according to the invention and in that case be provided as shown in fig. 7g with stacked memory layers M_{k-1} , M_k ... in as large number as may be appropriate. The electrodes 11, 12 in the separate layers and addressing lines 13 are once again provided as horizontal 30 conducting structures and connected to a memory bus module 2' with memory buses 2. These memory buses 2 may either be horizontal conducting. structures or vertical conducting structures and provide connection between the memory lavers M and an underlying memory interface 3 with and I/Ointerface 9 such this is shown in fig. 7g. A particularly advantageous variant 35 of a memory device implemented as shown in fig. 7g is obtained with the embodiment shown in fig. 7h which renders a section along and through intersecting parallel electrodes 11; 12. On the isolating substrate in a first

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

memory layer M_{k-1} it is as before provided an underlying electrode 11 and a thereabove overlying electrode 12. This overlying electrode 12 in the first layer M_{k-1} now constitutes the underlying electrode 11 in the succeeding memory layer M_k and correspondingly the overlying electrode 12 in the memory layer M_k constitutes the underlying electrode 11 in the overlying layer M_{k+1} . Thus, the memory device as shown in fig. 7g and embodied with a memory layer M may come out with n+1 electrode sets 11; 12 instead of 2n electrode sets as shown in the embodiment in fig. 7g. A configuration of this kind of the electrodes in a stacked logic device or a memory unit realized in a stacked configuration is disclosed in NO patent application 980871 which hereby is incorporated as reference and has been assigned to the applicant.

It shall now be described a further technical solution for realizing a logic device or memory device for use in the data processing device according to the present invention. This is achieved with an electrode means which is discussed in more detail in NO patent application 973390 which hereby is incorporated as reference and has been assigned to the applicant. Fig. 8a shows the embodiment of this electrode means with a functional element 17 which may have a detecting, information storing and/or information indicating function. For the purpose of the present invention it is desired that the functional element 17 shall function as a logic cell with either a switching function which may be used for realizing logic components or with an information storing function which may be used for realizing memory elements in a memory device. Particularly the functional element 17 may be electrically sensitive and then such that the electrode means will allow passive electrical addressing of the functional element. In the means in fig. 8a an underlying electrode 11 is for instance provided on a not shown substrate and above this electrode it is provided an overlying electrode 12 which intersects the underlying electrode 11 in a bridge configuration, as there between the electrodes 11, 12 is provided a layer 15 of electrical isolating material which also extends under the whole electrode 12 and therebetween and the not shown underlying substrate. Over both electrodes... 11, 12 is provided a contact layer 16 of an electrical conducting or semiconducting material which contacts both electrodes 11, 12 electrically. Along two opposite side edges of the electrode 12 and down to the first electrode 11 the contact layer forms active areas at the intersection for electrodes 11, 12. Particularly the material in the contact layer 16 shall be an anisotropic conductor or semiconductor, and it is even more desirable to

5

10

15

20

25

30

35

apply an anisotropic conductor which is wholly realized in polymer materials. The reason for this shall be mentioned below. Over the contact layer 16 a functional element 17 is provided adjacent to or in the intersection of the electrodes 11, 12. In principle the functional element 17 might be provided in and formed as a part of intersection of the contact layer 16 above the intersection of the electrodes 11, 12 and will then substantially be conformal therewith, such that functional element 17 substantially corresponds to the active areas which are formed in the contact layer.

As shown in fig. 8a, the functional element 17 realized as a separate element and provided at intersection of the electrodes 11, 12, but above and on the top of the contact layer 16. The first electrode 11 can advantageously be made in aluminium which has a low work function, while the other electrode 12 may be made in gold which has a higher work function than aluminium. The fundamental structure of a functional element 17 and a contact layer 16 is shown in fig. 9. Metal 1 constitutes the first and underlying electrode 11 in the means and may be made of aluminium. It forms with polymer 1 a rectifying Schottky junction, where Metal 1 in the electrode 11 constitutes a cathode. Polymer 1 is made of a first polymer material which preferably is a polythiophene. Metal 2 in the electrode 12 constitutes the anode of the structure and forms a non-rectifying junction in the polymer 1. Polymer 2 which is another polymer material constitutes th functional element 17 and may be realized such that it changes its current/voltage characteristics on the application of an electric voltage or an electric field. The second polymer material as used in the functional element 17 is preferably a water-soluble polythiophene (POWT).

The structure in fig. 9 allows a direct detection of the conductivity state of the functional element 17 on the basis of the current/voltage characteristics of the means. The electrode means as shown in fig. 8 may be used in an electrical addressable logic device, particularly a passive addressable memory device, such this is shown schematically realized in fig. 10. A plurality of electrodes 11, 12 are provided such that they form a substantially orthogonal matrix of x,y-electrodes and with the electrode means in fig. 8 in each intersection of the electrodes. When the electrode means are realized with the structures as shown in fig. 9, it is at each intersection between an x electrode and an y electrode obtained a diode 13 which in each case has the same conduction direction. It is also possible that the separate electrode

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

means may be realized with an inherent rectifying function. This rectifying function is necessary to avoid cross-talk problems in addressing the electrode means used in a passive matrix as shown in fig. 10. A selective addressing of the separate electrode means namely requires that in each electrode means there must be a rectifying contact. for instance as mentioned between the underlying electrode 11 and a contact layer 16. When a functional element 17 in x,y-position in the matrix shall be addressed, there must be no current transfer at adjacent intersections (x+1,y), (x-1,y), (x,y+1) or x,y-1). It shall in that connection be understood that diodes 18 in fig. 10 only constitutes an equivalent model of the rectifying function of the electrode means in the intersection between the electrodes 11, 12.

When an electric voltage is applied to the functional element at intersection between x.y-electrodes 11.12 in the electrode matrix in fig. 10 or it is subjected to an electric field, the functional element undergoes changes, for instance in resistivity, capacitance or current/voltage characteristics. Then a passive electrical addressable memory may be realized, with writing to each separate memory element, the memory element of course corresponding to the electrode means with the functional element 17 as shown in fig. 8. It will also be possible using the contact layers 16 itself as a memory material, and writing to a memory location or bit spot, that is to the separate memory cell may then take place by changing the electrical properties of the contact layer in the active area in the electrode means. For instance writing may take place by destroying the conductivity such that there are no longer obtained an electrical contact between the electrodes 11, 12 in the memory element. This may be used for realizing a read only memory (ROM) or a memory of the type WORM. The memory 10 may also be realized such that the conductivity in the contact layer is gradually reduced. If this reduction takes place in predetermined steps, each memory element may store several bits and the memory device in fig. 10 will then be able to realize storage in each memory cell according to a given multilevel code. This can increase the storage density in an essential degree. In that connection reference shall also be made to the above-mentioned NO patent application 972803.

Electrode means as shown in fig. 8 may also generally be used as a logic device in the data processing device according to the invention. This presupposes that the functional element 17 in each electrode means is adapted such that it can be switched from a state to another, possibly between

10

15

20

25

30

35

several states and hence be used for realizing logic gates or logic networks. The same condition will of course be present if the device shown in fig. 10 shall be used for realizing a RAM or a memory of the type ERASABLE. Purely practically can the device disclosed in NO patent application 973390 be used for realizing a memory device with an order of magnitude of 1 cm² and wholly in a thin-film technology. The separate memory elements may then be made as small as practically possible to attain with patterning methods for electrodes, contact layers and functional elements. - In principle there would be nothing against that the material in the contact layer was an isotropic conducting material, but this is based on the condition that the contact layer is thin and that at the distance between the electrode means, that is the intersection between the electrodes 11, 12 in the matrix in fig. 10, is large. - If it is desirable with the high storage density in a memory device realized as shown in fig. 10, the extension of the electrode means as shown in fig. 8 will be small and the intersections 11, 12 in the electrode matrix be located very close to each other. It is then an obvious advantage using an anisotropic conducting material, particularly a polymer material, in the electrode means in fig. 8.

Finally, it shall be mentioned that the contact layer also may be realized with non-linear current/voltage characteristics and made in a semi-conducting organic material, for instance a semi-conducting polymer. With the structure shown in fig. 9 as a starting point it will then be possible to realize the electrode means in fig. 8 with a transistor function. This shall not be discussed in further detail here, but will be mentioned in the following in connection with the discussion of transistors which may be used for realizing active components in the processing unit and the storage unit in the data processing device according to the present invention. In the above there is in connection with the discussion of fig. 7-10 substantially presupposed that the means shown therein shall be used for realizing information storing functions, that is realized as memories in the storage unit. It is, as already mentioned, nothing against that they may be used for realizing logic devices generally, if the logic material or the active material used between the electrodes can be switched reversibly. A further discussion of a fabrication of the means as shown in fig. 7-10 is omitted here, as it will in part be well-known to persons skilled in the art and in part is disclosed in the above-mentioned Norwegian patent application and the references cited therein and whereto reference in that connection can generally be made.

10

15

20

25

WO 99/66551 PCT/NO99/00180

Now shall transistors be discussed, particularly field-effect transistors (FET) which may be used as active components in the processing unit and/or in the storage unit in the data processing device according to the present invention and generally be used for realizing processors and interfaces as used in the data processing device according to the invention. If a first processor layer is provided adjacent to a silicon substrate, it will of course be nothing against that the processor layer can be realized with devices in the form of integrated circuits and then as monolithic integrated circuits, but possibly also as hybrid integrated circuits. Field-effect transistors based on amorphous inorganic semiconductors and realized in thin-film technology may for instance be integrated in conventional monolithic solutions in a substantially silicon-based technology. An example of the embodiment of thin-film transistors with the active semiconductor material in the form of amorphous Si:H in a 10 nm thick layer (D.B. Thomasson & al., IEEE El. Dev. Lett., p. 117, vol. 18, March 1997) is shown in fig. 11. A gate electrode 21 which may be a metal is provided in a substrate 20. Above this gate electrode an isolating layer 24 in the form of silicon nitride (SiN) is provided and thereabove is the active semiconducting material in the form of amorphous Si:H provided in a 10 nm thick layer. The drain respectively the source electrode 22 are provided mutually separated on the active semiconductor material 23. They are made in another metal than that which was used in the gate electrode 23. The use of a processor layer P provided directly on the substrate S or adjacent to a processor interface 3 provided on the substrate S makes it as mentioned possible to realize both layers wholly in a conventional semiconductor technology, either in the form of monolittic or hybrid integrated circuits and if the additional, overlying processor memory layers wholey is realised in a technology based on substantially organic materials, a hybrid solution for the data processing device according to the invention is obtained.

It is also nothing against that all layers, that is processor layers, memory layers and interface layers wholly are realized in organic thin-film technology. In that connection it shall be convenient to use an organic thin-film transistor as shown in fig. 12 (A. Dodabalapur & al., Appl. Phys. Lett. pp. 4227-29, vol. 69, December 1996). Here an active semiconductor material in the form of an amorphous organic compound, for instance a polymer or aromatic molecules is used. The gate electrode 21 is provided on a substrate 20 and above the gate electrode is provided an isolator 24 which

10

15

20

25

30

35

as well will be made by applying a oxide coating to the surface of the gate electrode, for instance realized by oxidizing the material in the gate electrode surface. The drain and source electrodes 22 are provided over the isolator layer 24 and mutual spaced apart, and above the drain or source electrode is provided a layer 23 of active organic semiconductor material which also covers the exposed portion of the gate isolator 24. The organic semiconductor material may be a conjugated polymer or aromatic molecules.

Field-effect transistors realized in thin-film technologies as shown in fig. 11 and 12 have very small dimensions in the vertical direction and may hence be used in the very thin layers which the processor unit and the memory unit in the data processing device according to the invention presupposedly are generated from. The field-effect transistors shown in fig. 11 and 12 are, however, realized in horizontal geometry and will hence occupy a relatively large horizontal surface in the layer. Larger devices in the layers may be obtained if active components in the form of field-effect transistors with a vertical geometry are used, realized in thin-film technology and based on organic materials.

A field-effect transistor of this kind is disclosed in Norwegian patent application 980224 which hereby are incorporated by reference and which has been assigned to the applicant. On a substrate 20 is provided a film 22 of conducting material which constitutes a first electrode in the transistor. Over this film there is provided an isolating material which constitutes a first isolator 25 and thereabove is provided a further conducting material which constitutes a second electrode 21 in the transistor. On this second electrode 21 is provided an isolating material 25 which constitutes a second isolator in the transistor and above the second isolator is provided a film 22' of conducting material which constitutes a third electrode of the transistor. Realized as a field-effect transistor the first and third electrode 22, 22' constitutes a drain electrode and source electrode respectively of the transistor or vice versa. The second electrode 21 constitutes the gate electrode. Both the second and the third electrode 21; 22' and the isolators 25 are provided on the first electrode 22, such that they over this and the substrate 20 forms a vertical step, the extension of which is indicated with the reference number 26 in fig. 13. Thus, the structure comprised by the second or third electrode 21 and 22' and the isolators 25 only covers a part of the substrate 20 and the horizontal extension of the layers which form the

15

20

25

30

35

WO 99/66551 PCT/NO99/00180 27

vertical step 26 on the first electrode 22 or the substrate may realized in thin-film technology be made very small, for instance some ten nanometers. Above the exposed surface of the gate electrode 25 which is included in the vertical step 26 is provided an isolating material 24 which constitutes the gate isolator of the field-effect transistor. Over the top of the third electrode 22' which for instance may be the source electrode of the transistor, over the vertical step 6 and down to the first electrode 22 which may be the drain electrode of the transistor, is provided a layer 23 of active semiconducting material which may be an amorphous, polycrystalline or microcrystalline,

10 inorganic or organic semiconducting material.

> The gate electrode 25 is isolated against the active semiconducting material 23 by the gate isolator 24, such that charge injection is prevented. A substantially vertical transistor channel 23' is defined in the active semiconducting material 23 and extends between the source and drain electrodes 22, 22' and substantially adjacent to the vertical step 26 as shown. It is optional whether the first electrode 22 and the third electrode 22' respectively shall be the drain electrode or source electrode. The transistor effect will either be given by a depletion mode or an enrichment mode, depending on the gate potential. - In regard of the fabrication of this field-effect transistor in thin-film technology, reference shall be made to the patent application cited. The field-effect transistor as realized in thin-film technology will in the vertical direction have a dimension which wholly is compatible with thickness of the processor layer or the memory layer realized in thin-film technology for use in the data processing device according to the invention, but shall have a far smaller horizontal extension than for instance the thin-film transistor shown in fig. 12 and hence furnish a higher device density in a layer in question. - A further field-effect transistor with the MIS structure realized thin-film technology is disclosed in US patent No. 5347144 (Garnier et al.) which hereby is incorporated by reference, and which has been assigned to the applicant. The MISFET shown therein realized in thin-film technology may be used as a switching or amplifying device in the data storage device according to the present invention. This transistor has a thin semiconducting layer between a source electrode and a drain electrode. The semiconductor layer contacts a surface of a thin film of isolating material which by its other surface contacts a conducting gate electrode. The semiconducting material itself comprises at least one conjugated organic

compound with a determined molecular weight. The thin film of isolating

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

material is made in an isolating organic polymer which can have a dielectic constant of at least 5.

In connection with the discussion of the device in fig. 11, 12 and 13 it is to be understood that the separate, specifically mentioned layers in reality will be a sublayer when the device shown is included in a processor layer P or a memory layer M in the data processing device according to the invention.

In addition it has recently also been proposed and described other active semi-conducting components where the semiconductors are based on organic polymers or oligomers. It will thus generally not be difficult to realize the data processing device according to the present invention wholly with the devices formed of a substantially organic material, be that in the processing unit or storage unit.

For the present invention it may be particularly attractive using organic materials the electrical properties of which may be modified under the influence of electromagnetic radiation, particle radiation or electric fields. Particularly it is attractive for the present invention to generate the separate layers of one or more sublayers or such materials which is processed, either before or after the joining into one or more main layers, with the application of electromagnetic radiation with given intensities or frequency characteristics, such that the separate sublayers which are included in a main layer P. M. MP thus obtain the desired electrical properties in selected portions, for instance by the applied radiation being spatially modulated through a mask or a spatial light modulator. A process of this kind will in principle hence resemble the use of photolitographic processing in common semiconductor technology.

In the present invention the separate layer, be it a processor layer P or a memory layer M, may be built up by sublayers which shall be provided with different properties before they are joined into a main layer. In a memory may for instance the memory material be provided in a central sublayer and surrounded by separate electrode layers, and it may between the separate sublayers be provided separate isolating layers. such this for instance is evident from fig. 7g. Correspondingly can for instance an active device such as transistor in fig. 12 be built up by depositing sublayers 20, 21, 22, 23 with determined properties. It is, however, thinkable that the transistor structure similar to the one in fig. 12 can be realized in one and the same organic

10

15

20

25

30

material, as the separate sublayers are processed separately before joining by irradiation with for instance light, such that each of sublayer patterned and unpatterned obtains the desired electrical property which shall enter into the realization of a field-effect transistor in thin-film technology. This is to say that a first sublayer must be an isolator, a second sublayer a conductor, a third sublayer a semiconductor, a fourth sublayer an isolator and finally a fifth sublayer once again an electrical conductor. For use in the present invention, whether it concerns the memory unit or the processor unit it is also desired to employ active devices, for instance the transistors mentioned, wholly realized in organic material, e.g. polymers. Similarly it is of interest to among other to generate integrated circuits wholly realized in the form of thin-film polymers. As mentioned above, among others Garnier & al. has developed and patented a MIS field-effect transistor which substantially is wholly realized in polymer technology. Generally it is of interest be able to realize organic field-effect transistors in thin-film technology which simultaneously allows integration of the devices.

An example of a MISFET wholly realized in polymer with the use of polymer materials which are provided with the desired electrical properties by an exposure to UV radiation is disclosed in the paper "Polymeric Integrated Circuits and Light Emitting Diodes" by D.M. de Leeuw & al., IEDM, pp. 331-336 (1997).

In order to fabricate integrated circuits wholly in polymer photochemical patterning of doped electrical conducting polyaniline films (PANI thin films) is used. These are dissolved in a suitable solvent, and a photoinitiator added to the solution, whereafter the solution is deposited on a suitable substrate such as a polyamide film. By thereafter exposing the PANI film to deep UV radiation through a mask, the initially conducting polyaniline in the exposed areas is converted to the non-conducting leucoemeraldine form. The starting point here accordingly is a conducting polymer material, the area resistance of which initially is 1 kgohm/square, but which after the exposure obtains an area resistance of more than 10^{13} ohm/square.

In this manner dielectric structures may be generated in an otherwise conducting matrix. In addition thin films of this kind need not to be planarized after the exposure.

10

15

20

25

30

35

Fig. 14 shows a MISFET according to D.M. de Leeuw & al. Here doped polyaniline PANI is deposited as a thin film 22 on a polyimide substrate 20. After exposure to UV light through suitable mask isolating structures 25 is formed in the otherwise conducting PANI film 23. The still conducting areas 22 in the PANI film define respectively source and drain electrode in a MISFET transistor. The PANI film 25 need not be thicker than 200 nm and comparable with the thickness of the polyimide substrate 20. Above the PANI film 22 a further layer 23 is deposited in the form of polythienylene vinylene or PTV which is an organic semiconducting material. The PTV layer 23 is typically 50 nm thick and may be deposited by known film deposition technologies. The semiconducting PTV film determines substantially the electrical parameters of the MISFET transistor as shown in fig. 14. Over the PTV layer is now deposited a 250 nm thick layer 24 of polyvinyl phenol (PVP), for instance by spin deposition. This PVP layer 24 forms the gate isolator of the field-effect transistor and is opaque to UV radiation and visible light. Another PANI film 21 is deposited on the top of the PVP layer 24 and once again patterned by irradiation with ultraviolet light, such that isolating structure 25 as shown in fig. 14. are formed. The area 21 is still electrical conducting and forms the gate electrode of the MISFET structure.

If several such transistors shall be combined in integrated circuits, vertical current connections between for instance the source and drain electrodes in a transistor and the gate electrode in another transistor must be used. Vertical current paths of this kind could be realized mechanically, but far more attractive is the use of a method that proposed in NO patent application 980385 which hereby is incorporated by reference and which has been assigned to the applicant. In this patent application is given a method for generating electrical conducting and semiconducting structures in situ in an initially non-conducting or dielectric material which offers a number of advantages in regard of manufacturing technology. Such structures may be used for realizing horizontal and vertical current paths in thin films, for instance for implementing various thin-film technologies and further for realizing active and passive devices by using the same technology.

For quite a long time it has been known in the art that certain organic macromolecules, polymers or even biological materials have the property that they may control or modify electrical and/or optical signals. Such materials

10

15

20

are generally known as molecular electronic materials. An example of a material of this kind is disclosed in the paper "A new material for optical, electrical and electronic thin film memories" by Z.Y. Hua and G.R. Chen, Vacuum, Vol. 43, no. 11, pp. 1019-1023 (1992). This material is an organo-metallic charge transfer complex M(TCNQ) formed by TCNQ (7,7,8,8-tetracyanoguinodimethane, $C_{12}H_4N_4$) which functions as an electron acceptor molecule with different metals as electronic donors. This material may under influence of electrical fields or light radiation and for the sake of that also energy supplied in the form of heat or electric fields transfer from a high impedance state to a low impedance state. The reaction is reversible, such that M(TCNQ) may be used for realizing a bistable switching medium, for instance an erasable memory material. By selecting the electron donor M among different metals, such as Li. Na. K. Ag. Cu or Fe, modifications of M(TCNQ) which are sensitive to certain wavelengths of light are obtained. In thin layers, for instance of 100-200 nm, M(TCNQ) has non-linear current-voltage characteristics, something which may be used for realizing ROMs and RAMs. For this purpose it is of particular interest that M(TCNO) stably and reproducible allows current-controlled bistable electrical switching. In an electrically addressable memory may for instance the high impedance state be used for representing binary 1 and the low impedance state binary 0. The transition time between two states is less than 400 ns. The material may hence be used for realizing electrically addressable memories of the kind that is disclosed and described in connection with for instance fig. 7a-7d.

25 For the purpose of the present invention it is, however, particularly desirable to apply materials which makes it possible to realize the sublayers in the data processing device according to the invention with a well-defined mode and degree of electrical conduction in the production process and before the joining of the sublayers according to the intended function of processor 30 layers P or memory layers M or combinations MP thereof. Such materials shall in the following in generally be denoted as convertible materials CM, as the conversion of the electronic properties of the materials may take place reversibly or irreversibly under the influence of radiation, including both photon radiation and particle radiation, heat or electrical fields. By a spatial 35 modulation of the radiation or the electrical fields the material may be patterned, as the desired conversion of the electronic properties will be dependent on the energy supplied or the field strength applied. This is

10

15

20

25

30

35

described in more detail in the above-mentioned Norwegian patent application 980385. In contrast to the above-mentioned PANI film it will be preferred that the materials initially are in a dielectric or electric nonconducting state. Where the material CM is not influenced by the electric fields or light, it will of course retain its dielectric properties and form an isolator, while it in influenced areas depending of the degree of conversion may appear with electrical semiconducting or conducting properties. Areas in the conducting film may hence in the fabrication process stably be provided with a determined degree and mode of electrical conductivity, such that they for the purpose appear as electrical conducting and may be used for forming electrodes and current paths in the separate sublayer, or as semiconducting and forming the active material of diodes and transistors. Used as a memory material the conversion further shall be reversible, such that the material CM forms a bistable electrical switch and makes possible electrically addressable and erasable memories of the above-mentioned kind, cf. the discussion in connection with a memory shown in fig. 7a-7h. The material CM will typically be an organic material, for instance molecules, oligomers and polymers which transfers from an initial first state to a second state under influence of light in a determined frequence range. It is of course to be understood that transition between first state and the second state shall be characterized by a change in degree and mode of the electrical conductivity.

As examples of materials which may transfer from isolating to conducting states by an irradiation with light, different conjugated polymers may be mentioned, where it is simultaneously used exposure to a suitable dopant in the form of gas or liquid or polyphenylene vinylene (PPV) precursors impregnated with dyes with a strong frequency-selective absorption of light which causes them to be converted into a conjugated polymer by the irradiation. Further may a 2,5-dimetoxyphenylene derivative of PPV(DMEO-PPV) transfer from isolating to semiconducting state by an elimination reaction of polyelectrolyte films formed thereof. It will then be formed a fully conjugated chain by radiation with laser light. - To persons skilled in the art a large number of such organic or polymer-based materials is well-known and mentioned in the literature. and there shall again be referred to the above-mentioned Norwegian patent application and the references cited therein, among other with a description of organic-based thin-film transistors. - Semiconducting PPV may be formed by a sulphonium salt precursor by ion irradiation at 1000 kV Ne⁺.

10

15

20

25

30

35

Fig. 15 shows a forward-biased pn junction diode with conducting and semiconducting structures generated by the method according to the invention and realized in thin-film technology with four sublayers SS1-SS6. The layers SS3 and SS4 contain the active semiconducting material provided between the electrodes 29 in respectively the sublayers SS2 and SS5. The active material 23' in the sublayer SS3 is an n-doped semiconductor, while the adjacent active material 23 in the sublayer SS4 is a p-doped semiconductor. The electrodes 29 in the layers SS2 and SS5 are contacted by horizontal electrical conducting structures or conducting paths 27 in layers SS1 and SS6. The separate layer in the diode structure in fig. 15 has typically a thickness of about 100 nm such that the whole structure forms a multilayer structure with a thickness less than 1 µm. The horizontal extension of the area of the diode structure will be determined by the method for generating conducting and semiconducting structures, but by using for instance visible or ultraviolet light, an extension of less than 1 µm may be obtained.

Fig. 16 shows schematically a MOSFET for use in the present invention and realized wholly with organic material in thin-film technology. The gate electrode 21 is provided in the sublayer SS1 and connected with a horizontal conducting structure 27, while the sublayer SS2 constitutes the gate isolator 24. The active semiconducting material 23 is provided in the sublayer SS3 and registers with the gate electrode 21. The source and drain electrodes 22 are provided in the following sublayer SS4. Horizontal electrical conducting structures in the top layer SS5 contact source and drain electrodes 22 respectively in the sublayer SS4. As electrodes and current paths 27 may well have the same electrical properties, could also the horizontal electrical conducting structures 27 be provided in the layer SS4 and contact the electrodes 22 therein, such that the MOSFET-structure in fig. 16 shall comprise a total of four sublayers SS1-SS4. Each sublayer will then specifically either consist of electrical conducting structures, be dielectric or comprise a semiconducting structure. The thickness of a MOSFET of this kind may be ½ µm, while the extension in the horizontal plane such as may. be realized with present technology will be from at most a few µm to less than lµm.

The MOSFET structure in fig. 16 may now be used in logic gates, for instance a logic inverter in CMOS technology as shown in fig. 17a. An inverter of this kind is formed by parallel connection of the drain and source

10

15

20

25

30

35

electrode in respectively an NMOSFET and a PMOSFET. For this purpose a vertical conducting structure 28 is generated and passes through all sublayers SS1-SS11 and connects the electrodes 22'. The output signal from the inverter is conveyed on this conducting structure 28 to a horizontal conducting structure 27 at left in the figure. The gate electrodes 21 of the MOSFETs receive the input signal via the horizontal conducting structure 27 in the sublayer SS6 at right in the figure. As gate electrodes 22 of course is at the same potential, they could be common for the inverter as shown in fig. 17b whose MOSFETs in the figure are shown realized in a back-to-back arrangement. Also the vertical electrical conducting structures in the sublayers SS1 and SS11 could as shown in fig. 17b be moved to the sublayers SS2 and SS10. The inverter structure of fig. 17b could then be formed with seven and not eleven sub-layers as shown in fig. 17a. The thickness of all sublayers will then be less than 1 µm, typically realized with about a thickness of about $0.7\mu m$, while the horizontal extension of the inverter will have the same dimensions as stated above in connection with the discussion of the MOSFET structure in the figure 16.

Active components like the MOSFET structure shown in fig. 16 may be used in the present invention for forming integrated circuits for instance a processor in the data processing device according to the invention. Such integrated circuits are formed by stacking of sublayers with structures which have the desired electrical properties and wholly are realized in an organic thin-film technology. Specifically the following example is connected with an AND gate realized in CMOS technology, for instance with the use of the transistor structure as shown in fig. 16.

In order to facilitate the understanding of how active devices such as field-effect transistors may be combined in multilayer structures into functional devices as for instance logic gates, reference shall be made to fig. 18 which shows the circuit diagram for an AND gate realized in complementary MOS technology (CMOS technology). The CMOS AND gate is realized with respectively NMOSFETs and PMOSFETs of the enrichment type as switches. Two input signals A and B are conveyed respectively to the gate electrodes on PMOS Q_1 and Q_2 and the gate electrodes on NMOS Q_3 and Q_4 . If both input signals switches A and B are high, the output signal \overline{X} will be low. In this case Q_3 and Q_4 will both be on and the PMOS switches Q_1 and Q_2 will both off, i.e. no current flows and the output signal \overline{X} hence

10

15

goes low. If, on the contrary, either the input signal A or the input signal B is low or both are low, correspondingly the PMOS transistors Q1 respectively Q_2 will be switched on and the output signal \overline{X} goes high, as either one or both of the serially connected NMOS Q₃, Q₄ are off and no current flows. The devices Q₁, Q₂, Q₃, Q₄ realize, as will be seen, a NAND gate, and in order to realize an AND gate it is necessary to connect the output of the NAND gate to a logic inverter which also is realized in CMOS technology, respectively with the use of a PMOS switch Q₂ and an NMOS switch Q₆ connected in parallel. This is a standard CMOS inverter, and if its input signal X is high, its output signal X will be the inverted of the input signal X and hence low. Conversely a low input signal X will be inverted to a high output signal X and this corresponds to the input signals A and B to the NAND gate both being high. In other words it is easily realized that circuits as shown in fig. 18 realize an AND gate, and persons skilled in the art will understand that correspondingly logic OR and NOR gates may be realized and with any number of inputs. However, in principle, all Boolean functions can be realized with combinations of one type of gate and one or more inverters realized in CMOS technology, for instance with the use of the transistor structure as shown in fig. 16.

20 Purely practically the AND gate can be implemented in thin-film technology as shown in figs. 19a-19d and with the use of MOSFET structures corresponding to that shown in fig. 7. Figs. 19a-19d show the AND gate wholly realized in thin-film technology and with the active and passive devices provided in four sublayers SS1, SS3-SS5. The first sublayer SS1 (fig. 25 19a) contains the gate electrodes g_1 - g_6 where the subscript points to the corresponding subscript for the MOSFETs Q1-Q6 in fig. 18. The inputs A and B are conveyed to respectively the gate electrodes g₁, g₃ and g₂, g₄ and via horizontal conducting structures or current paths 27. Correspondingly the gate electrodes g₅, g₆ in the inverter are connected with a horizontal current path 27. A vertical electrical conducting structure is denoted 28, the symbol 30 Δ indicating that it extends upwards in vertical direction from the sublayer \cdots SS1. In fig. 19b the symbols Δ and ∇ likewise indicate that the vertical conductor structure 28 in the layer SS3 extends vertically through this layer and on both sides thereof. The vertical layer SS3 comprises areas with active 35 semiconductor materials b₁-b₆ which are assigned to and register with the corresponding gate electrodes g₁-g₆ in the layer SS1. - It is to be remarked that a layer SS2 exclusively, apart from the vertical conductor structure 28

10

15

20

25

30

35

which also extends through this sublayer on both sides thereof, consists of dielectric material which forms a common gate isolator for the MOSFETs O1-O6 which realize the AND gate. - The layer SS2 is, of course, located between SS1 and SS3, but has been excluded from the drawing. - The layer SS4 (fig. 19c) is provided above and adjacent to the layer SS3 and comprises respectively the source electrodes s₁-s₆ and the drain electrodes b₁-b₆ for the corresponding MOSFETs Q1-Q6. The active semiconductor material d1-d6 which is located in the layer SS3 is here indicated by stitched lines. The vertical current path 28 also extends also through the layer SS4 and to both sides thereof and contacts a horizontal current path 27 in the sublayer SS5 as shown in fig. 14d. This horizontal current path 27d corresponds to the connection between the drain electrodes d2 and d3 for the corresponding MOSFETs Q2, Q3 and is additionally also connected with the drain electrode d₁ on Q₁. Another horizontal current path 27 realizes the serial connection between the source electrode s₁ on Q₃ and the drain electrode d₄ on Q₄. The source electrodes s4 and s6 are grounded on further horizontal conducting structures 27, while horizontal conducting structure 27 farthest to right in the layer SS5 is supplied with a voltage V_{dd} and connects the source electrodes s₁, s₂, s₅ on respectively Q₁, Q₂ and Q₅. A further horizontal current path 27 uppermost in fig. 19d forms the parallel connection between the drain electrodes d₅,d₆ on Q₅, Q₆ and the output line, denoted with X. The inverted output signal X from the NAND gate consisting of Q1, Q2, Q3, Q4 is conveyed on the vertical current path 28. Fig. 20 shows schematically how the layers in fig. 19 appear in stacked configuration, the layer SS2 with the gate isolator here being included. For the sake of clarity, however, the stack is shown exploded in its separate sublayers SS1-SS5, but with correct registration and the course of the vertical current path 28 through all sublayers is indicated by the stitched line. With the gate electrode layer SS1-SS5 provided on an underlying, not shown dielectric layer, the total AND structure as shown in fig. 11 may have a thickness of 0.75 µm and an area of about $100 \ \mu m^2 (12.8 \ \mu m^2)$. The volume of the structure will hence be about 75 μm³. With conservative spatial resolution this implies that about 10 000 logic gates of this kind may be realized on an area of 1 mm² and with a thickness well below 1 µm. Correspondingly scaled the length of the current paths 27, 28 together becomes 60 μm .

A reduction of the current path length and a significant simplification of the structure of the AND gate may be achieved by stacking the MOSFET

10

15

20

25

30

35

structures vertically as shown in fig. 21. Again the same reference numbers as in figs. 19 and 20 are used, and it will be seen that the vertical AND gate structure exploits the fact that the gate electrodes g₁ and g₃ of the transistors Q_1 , Q_3 are on the same common potential, the gate electrodes g_2 and g_4 in Q_2 , Q₄ on another common potential and the gate electrodes g₅ and g₅ in Q₅, Q₆ on a third common potential. Hence the transistors Q₁-Q₆ are implemented in a pairwise back-to-back configuration by common gate electrodes g₁,g₃; $g_2,g_4;\ g_5,g_6$ for the corresponding MOSFET structures $Q_1,Q_3;\ Q_2,Q_4;\ Q_5,Q_6.$ Each of the pairwise connected MOSFET structures is provided on an isolating layer which in fig. 21 is located below Q3, between Q1 and Q4 and between Q2 and Q5 in each of the MOSFET structures. The gate electrodes g are also, of course, isolated from the active semiconductor material by not explicitly denoted isolating layers which comprise the respective gate isolators. The horizontal current paths in figs. 19 and 20 are now substantially replaced by vertical current paths which extend through the layers and provide the same connection as shown in the equivalent circuit in fig. 18. Particularly is shown the current path 28 which also is realized vertically in the configuration in fig. 20 and, as will be seen, as before connects the gate electrodes g₅, g₆ on Q₅, Q₆ with the connection between the drain electrodes d2, d3 on Q2, Q3 and the drain electrode d1 on Q1.

The vertical AND gate structure in fig. 21a including the substrate 1 is generated by a total of 30 sublayers, of which six relatively thick isolating layers form the gate isolators and three correspondingly thick isolating layers isolate the paired combinations of MOSFET structures mutually. With the same dimensions as indicated in connection with the discussion of fig. 20 the whole stacked layer configuration in fig. 21a hence will have a thickness of about 3.6 μm and be provided on an area of 16 μm². Also here could the current paths of the source and drain electrodes s,d be provided in the same layer as these, such this is shown in fig. 21b, and the total volume of the configuration in fig. 21b thus becomes about 50 µm³, a reduction of the volume of 1/3 relative to the configuration in fig. 20. Most important is it, " however, that the current paths which in the configuration in fig. 20 from the indicated dimensions will have a length of about 50 µm, may in the configuration in figs. 21a, 21b well be less than 20 µm in an optimal embodiment, which implies a reduction well above 60%. In this connection it shall particularly be taken in regard that fig. 21a, 21b are schematic and that

10

15

20

25

30

35

the vertical current paths are mutually displaced in the horizontal plane in order to appear more clearly. They may, however, lie in the same plane, parallel to one of the side surfaces of the structure.

Within the scope of today's thin-film technology and using technologies as mentioned above in order to create electrical conducting and semiconducting structures in thin films by irradiation of convertible organic materials, it is wholly possible to reduce the linear dimensions in the horizontal direction, such that the component density may be increased by at least one order of magnitude. This implies that the configuration in fig. 20 may realize about 10⁵ logic gates of the kind shown on 1 mm² and with a layer thickness well below 1 µm, while the configuration in fig. 21a, 21b might realize about 6.10⁵ gates on the same area with a somewhat better form factor, such that the increase in the device density becomes about 25% relative to the device density of the configuration in fig. 20. An improvement in the component density of this kind presupposes as mentioned nothing else than an improvement in the area density with one order of magnitude, and this is probably no upper limit, as with pitches of an order of magnitude of 0.2 µm, which seems achievable with today's technology, it will be possible to increase the area density with two orders of magnitude and hence be able to provide 10⁶ logic gates in a 1 mm² large layer with a thickness of about 0.5 μm.

The data processing device according to the present invention will preferably be built in the form of stacked layers on a crystalline semi-conductor substrate, for instance of silicon and with a thereupon following layer realized in a compatible inorganic semi-conductor technology. This first layer may preferably be a processor layer P or constitute a processor interface or a combination of a processor layer and a processor interface, as the latter may contribute to a controlled or dynamic connectivity of multiprocessor networks realized in another, for instance organic technology, and provided in processor layers P or combined processor and memory layers MP stacked above the bottom layer which is embodied in conventional inorganic semiconductor technology. Thus is obtained a hybrid inorganic/organic embodiment, the architecture of which allows high-speed processor circuits combined with further processors and memories based on amorphous and polycrystalline materials provided in stacked layers above the inorganic semiconductor layer. The complete data processing device will thus appear as

10

15

20

25

30

35

a hybrid and include conventional semiconductor technologies, for instance based on silicon, but possibly also on gallium arsenide technology, and in addition with further use of organic materials and appurtenant technology for generation of respectively processor and memory layers P, M, MP in such materials with the use of per se known methods for deposition, patterning and physical-chemical processing. An important feature of this hybrid embodiment is that for instance silicon-based circuits in the substrate may be fabricated in standard production lines for silicon technology without danger or pollution from organic materials. The layers which are made of organic materials may be applied in succeeding process steps in dedicated production lines.

Even if according to the invention it is preferred that the connections between the layers, current supplies and current paths can be generated by photo-conversion, that is the generation of conducting horizontal and vertical structures in an initially organic dielectric organic layer material, the electrical connections could of course also be generated in more traditional ways, for instance by means of litographic or mechanical technologies, including etching, punching etc.

Purely in terms and manufacturing technology may both in a hybrid inorganic/organic embodiment or in full organic embodiment the layers formed of organic material be deposited in stacked configuration after having completed the desired operations for generating conducting and semiconducting structures. The separate layers and sublayers may for instance be generated by processing, for instance for photoconversion of thin films, in a continuous line, whereafter the layers are laminated together to form the stacked structure. The photoconversion may also take place in already stacked, non-processed layers, but this presupposes that the stack then comprises layers where the material in each layer are spectral-selective, such that it is photoconverted only by use of radiation in a wavelength range specific for the separate layer and varying from layer to layer. The photoconversion must then start with the lowest layer in the stack. However, a method of this kind will limit the number of layers which may be stacked.

If the processing of the layers take place separately in continous lines, where each layer or sublayer on the various steps in the line goes through different processing procedures, sublayers may be joined to main layers and main

10

15

20

25

30

35

layers into the stacked structure in as large number as will be practically possible. The use of organic materials in the layers and photoconversion processes allow a far simpler and cheaper fabrication than which is the case with today's inorganic semiconductor technology. Using reel-to-reel processing allows the production to take place in large volumes and high speed and without essential dimensional restrictions. In the joining of the separate sublayers into main layers and the main layers into a stacked configuration, the registration between the layers, however, will be critical, among other in order to insure that vertical conducting structures in the separate layers register mutually and for instance electrodes and active semiconductor materials in active semiconductor devices do the same. The requirement for the registration accuracy would be given by the pitches which are realizable in the fabrication of conducting and semiconducting structures, but may also practically be solved by use of e.g. interferometric methods or with the use of mechanical or electrical nanotechnology. The production methods used for realizing the data processing device according to the invention, however, lies outside the scope of the invention, but some relevant technologies are described in the patent publications and literature references cited in the application, and shall be regarded as incorporated by reference.

The data processing device according to the invention eliminates wholly the disadvantages that all functional units which comprise active components must be able to access a substrate. This have dramatic consequences for the possibilities which open to the designer, and the data processing device according to the present invention hence will be able to implement radical new solutions for data processing with resulting advantages in regard of performance.

Thus the data processing device according to the invention is in principle unlimited scaleable on the first level on the functional hierarchy, as there in principle is no limit as to how many processors and memory layers P. M, or combinations MP thereof which may be used. On the second level of the functional hierarchy the scaleability is unlimited to the same degree, as the data processing device may be realized with as many processors as desired, while the use of layers in the stacked configuration and vertical electrical conducting structures makes possible an optimal interconnection topology for a network of processors which are to work in parallel. Correspondingly, the

10

15

20

25

35

second level of the functional hierarchy also provides an unlimited scaleability for the different memory types which are included in the storage unit, and in principle the difference between RAMs and mass memory will only be dependent on how the addressing takes place, as it preferably to each RAM will be assigned a dedicated processor in order to optimize the accessing of data and the transfer of these to the central processing units. Once again the use of vertical current paths will provide optimally short signal paths and the latency problems which will be present when using prior art, will substantially be eliminated. Finally, the data processing device on a third level of the functional hierarchy shall allow an optimum configuration of the separate memory unit or processor by using vertical structures, whether these are used for implementing either processor or memory architectures. Particularly, both second and third level of the functional hierarchy offer a possibility for scaleable processing, either by on the second level using processors which work in parallel and are connected with optimal interconnectivity in a network which allows implementation of a common processor in three dimensions or by using scaleable architecture in the separate processor, for instance by "superpipelining" in pipeline processors or by using parallel architectures based on a replication with in principle unlimited scaling and optimum interconnectivity. Particularly the data processing device according to the invention makes it simple to use interfoliated memories, that is memory layers M interfoliated between processor layers P, or combined memory and processor layers MP with resulting reduction of latency and increased performance. This implies that the data processing device according to the invention provides unique possibilities for realizing all kinds of MIMD architectures, that is computer architectures which use MIMD processing (Multiple Instructions, Multiple Data).

A brief mention will now be given of how the data processing device may be used for realizing scaleable MIMD architectures and how an IRAM concept may be used for tolerating and hiding latency and dead time which may appear in a scaleable data processing device.

As mentioned above, basically scaleability is available also on the third level on the functional hierarchy which implements specific processor or memory architectures. Concerning the memory unit in the data processing device according to the invention there are no generic difference between separate

10

15

20

25

30

35

memory types, as they physically are based on the same principle. The configuration of memories in the memory unit on the second level of the functional hierarchy will be determining whether the respective memories are implemented as a RAM or a mass storage memory. The difference between a RAM and a mass storage memory will hence be one of scale and the addressing mode used. In principle a RAM may be made so to say unlimited large and typically there will in the data processing device according to the invention be used a RAM which separately will store from 100 Mbyte to 1 Gbyte. RAMs of that size imply that accessing and addressing of data stored in a RAM shall demand a large part of the processor capacity and with normal long access time it will already in this stage arise latency problems. By implementing each RAM in the data processing device with a dedicated processor for accessing and retrieval of data, the processors which form the central processors or CPUs in the processing unit may be released for data processing tasks only and exclusively be used for executing instruction-based operations. A scheme of this kind realizes an IRAM concept, which shall be discussed in somewhat greater detail in the following.

The architecture of processors, in the following denoted as CPU, in the processing unit lies outside the scope of the present invention, but it is to be understood that the data processing device on the third level of the functional hierarchy may realize most of the known forms of the CPUs, including CPUs based on parallel architectures. For the purpose of the present invention it may be particularly appropriate to combine data parallelism and function parallelism, e.g. by using processors which employ a vector architecture for data parallelism, while the function parallelism simultaneously is realized by means of a pipeline architecture. Schematically this is shown in fig. 22 which at the same time also illustrates the concept of parallelism by replication. A number of pipelines PL1, PL2, ... PLm are each made up of execution units EU1. EU2,... The different sets of input data D_{in} is conveyed to each separate pipeline and processed according to specific instructions I1, I2,... in the respective execution units EU1, EU2,... on each step in the pipeline PL in question, which outputs a set of output data Dout. Sets of input data are loaded consecutively, such that after the execution of instruction I1 in an execution EU1 of the first stage in a pipeline PL, the data set transfers further to the next execution unit EU2 which executes according to instruction I2 etc. Simultaneously new data sets are delivered consecutively to each separate pipeline PL which in this way performs data processing

10

15

20

25

30

35

operations not unlike a production process based on assembly line technology. The processor comprises a large number of pipeline PL which all works in parallel. This introduces a new concept of parallelism, namely replication. In this case parallelism is also achieved by replication of functional units, viz. pipelines PL which are present in a great number and works in parallel. It shall in this connection remarked that it will be of importance to avoid latency, for instance due to lack of parallelism between functional units, in this case pipelines, and in addition due to latency which arises by processing of instructions which are so called RAW dependent (Read After Write dependent). This form for latency is inherent and the processing speed will hence be obtained by massive parallelism in the form of replication. Finally, it is to be remarked that from a logical point of view different types of pipelines will be present, for instance for operations on integers or floating numbers or for executing memory access and storage. Dependent of the logic type of pipeline number of stages in the pipeline in question shall vary and for instance will pipelines for processing integer instructions or logic instructions typically comprise four to six stages, while a pipeline for executing floating number operations typically shall have a couple of steps more. It may also be mentioned that multifunctional pipelines are known, wherein all kinds of instruction, that be integer instructions, floating number instructions and logic instructions are processed in the same physical pipeline, which when it comprises many stages and execution units, i.e. 10-15 or more, is termed a superpipeline.

Which is of interest for the purpose of the present invention is that the stratified embodiment of the data processing device allows a realization of microprocessors with a large number of pipelines in replication implemented as vertical structures, i.e. each pipeline extends to a number of sublayers in the processor layer in question. The separate execution units EU within each pipeline PL could similarly be constructed with substantially vertical structures, for instance may they comprise logic gates realized fairly similarly to what is shown in fig. 20.

The realization of different processor architectures which may be appropriate for use in the present invention, does as mentioned not fall within the scope of the invention, but it is to be remarked that generally on the third level of the functional hierarchy almost unlimited possibilities exist for realizing a

10

15

20

25

30

35

desired processor architecture. whether it is bases on data parallel or function parallel concepts or with the use of replication and pipelines in combination.

Particularly it is an object of the present invention to be able to realize a parallel architecture on thread or process level. This implies that the data processing device according to the invention is realized as an MIMD computer. MIMD computers are the most general class of parallel computers, as they allow autonomous operations on data set by means of a set of processors without any restriction of architectural nature. Both thread parallelism and process parallelism constitute subclasses of functional parallelism as both threads and processes may be seen as a sequence of instructions. The treads are, however, generated within and belong to the process. All threads which are generated within a process share the resources of the process, particularly the address base. In other words, a process thread model has a more fine-grained distribution model than the process model itself. Generally, MIMD parallel computers are regarded as representing the data technology of the future and this view has gradually been all predominant in step with the advances within integrated circuit technology which has made it possible to make microprocessors which are relatively simple and at low cost may be connected into a multiprocessor system. In the last half of the nineties MIMD computers in the form of massively parallel systems have been made with more than one thousand processors. These systems are as a rule called scalable parallel computers. The data processing device according to the present invention is well suited for realizing scalable MIMD parallel computers of this kind, as scaling may take place both at the first level of the hierarchy, i.e. the computer may be realized with a large number of processor layers and correspondingly scaled numbers of memory layers, and on the second level of the functional hierarchy which makes possible a distribution of memories and processors with the use of a network topology which provides optimum interconnectivity. It is then no necessary requirement that the processor themselves are realized with parallel architecture, for instance of the kind that has been mentioned above. MIMD computer architectures represent a natural generalization of a von Neumann computer which in its simplest form consists of a single processor connected with a single memory module. If a von Neumann computer is extended to comprise several processors and memory modules, there are basically two alternatives. The first alternative consists of replicating processors/memory pairs and connecting them in a coupling network as separate processing

10

15

20

25

30

35

elements. None of the processing elements can access a memory module in another processing element directly. This kind of MIMD computer are called MIMD architectures with a distributed memory system or message delivering MIMD architectures and may have a structure as shown in fig. 23, wherein PE denotes processing elements or nodes, MM memories and CPU processors, all nodes PE0,...PEn connected with a coupling network CN. Fig. 24 shows a more practical organization of the processing elements PE in a third generation multicomputer organization, SW denoting switching units and CP communication processors. Even though the data processing device according to the present invention is well suited for realizing an architecture of this kind, for instance by generating a plurality of nodes PE in combined MP layers and the switching units SW realized as vertical structures which extend through MP layers, the disadvantage of this architecture is that only the processing elements PE scales such that memories MM and the processors CPU do not scale independently of each other, which for a number of purposes strongly may influence the flexibility of the data processing device.

The second alternative is forming a set of processors and memories, either in separate processor layers P or in separate memory layers M or in combined processor and memory layers MP. Any processor CPU shall be able to access any memory module MM over a switching network SN, such this is shown in fig. 25. The set of memory modules MM0, MM1.... defines the global address space which is shared by all processors CPU0, CPU1.... Parallel architectures of this kind are called MIMD computers with shared memory system and is usually denoted as multiprocessor systems, while it has been common to call MIMD architectures with distributed memory systems for multicomputers. - As also the latter can be integrated on a data processing device according to the invention, the latter denomination, however, is less precise and should perhaps best be reserved for physically separated data processing devices connected in networks. - Depending on topology the switching network in MIMD architectures may be classified as static or dynamic networks. In static networks the switching units are permanently connected and typically realized as direct lines or connections from point to point. Usually MIMD architectures with decentralised memory systems may be based on static networks, while dynamic networks substantially are used in multiprocessor computers, i.e. MIMD architectures with shared memory system. In MIMD architectures with decentralised memory system the

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

network essentially will be occupied with transmitting complete messages which may be of any length, and message transmitting protocols are hence of great importance in systems of this kind. In MIMD architectures with shared memory system short, but frequent memory access characterizes the common use of the network. MIMD architectures with distributed memory systems offers special problems in programming, while MIMD architectures with shared memory usually are easy programmable, as it is not necessary to partition the code or the data and neither is it necessary to physically move data when two or more processors communicate. The disadvantages of MIMD architectures with shared memory system are the synchronization and problems with scalability due to memory conflicts, a problem which increases with a number of processors. A corresponding scaling of the memory capacity, i.e. the RAM capacity has turned out to be difficult due to the latency problems and the restrictions in the RAM capacity in general.

As the data processing device according to the present invention makes possible scalability on all functional levels, it shall be very well suited for implementation of common technologies in order to surmount the scalability problem in MIMD architectures with shared memory system. Firstly, the use of a switching network which offers high transfer rate and low latency shall to a high degree contribute to the improvement of the scalability. Further it has been proposed that the common shared memory system shall be extended with special small local memories, so-called cache memories, as a procedure in many cases can only be executed by accessing local data which are located in a cache memory in a processor (CPU). Unfortunately this is not always the case, and in addition a new problem arises, the so-called cache coherency problem which further restricts the performance of cache-memory-based systems. According to the present invention this is best taken care of by more or less renouncing local memories in the separate CPU and instead establish an IRAM concept, wherein dedicated processors are connected to each IRAM and exclusively are used for accessing and retrieval of data under the control of a control and communication processor which communicates with all processors, both CPUs and accessing processors, over a common processor bus. The sufficient capacity for communication and routing is ensured in an advantageous manner once more by the layerwise construction of the data processing device according to the invention with the use of both horizontal and vertical electrical conducting structure which make possible an optimum interconnectivity. This shall be discussed in somewhat more detail in the

10

15

20

25

30

following. The use of a control and communication processor, a common processor bus and an IRAM system connected therewith makes it in addition possible to realize a so-called virtual shared memory system or a distributed shared memory architecture. In one regard this form of architecture represents a distributed memory system, but the organization of the memory address space is still such that the local memories, i.e. all RAMs which can be accessed, form components of a global address space, such that every single central processor in the processor unit can access the separate RAM and if necessary, over the processor bus possible local memories in any other processor. Finally, it is to be remarked that there are two basic problems which have to be solved in all scalable multiprocessor systems; viz. firstly the ability to tolerate and hide latency when loading from afar and secondly the ability to tolerate and hide dead time due to synchronization errors. By using MIMD architectures with shared memory system in the data processing device according to the invention the first problem may be handled in a simple manner by using the IRAM concept and interfoliated processor and memory layers, possibly with the use of common processor and memory layers and transfer of data controlled by a fast control and communication processor which are shared by the network. Other solutions of these problems have been proposed and used in known computers, for instance the use of multithread architectures and fast context switching mechanisms which in a successful manner both are able to solve latency problem in loading from afar and the latency problem in synchronization. This method has led to the construction of multithread computers, which, however, shall not be described further here. Another and also essential problem with scalable parallel computers is an effective handling of I/O devices and I/O processes. This problem arises above all when large data volumes shall be transferred between I/O devices and distantly located processors.

In the data processing device according to the present invention it is supposed that this partly unsolved problem shall be less essential due to the almost unlimited scaling possibility on all functional levels. The transfer of large data volumes shall essentially comprise transfer of already processed data to external memories and peripherial devices, for instance display devices.

The realization of an MIMD architecture with shared memory system implies that irrespective the number of memory modules employed and irrespective

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

how these memory modules are connected with the processors. the address spaces of all memory modules are united into a global address space which all the time is available for all CPUs in the system. The switching network for CPUs and memories must hence be realized as a dynamic network such that a temporary connection between all CPUs or between any CPU and a RAM may be provided. Purely practically this is best achieved by using a three-dimensional multiple bus system which allows that RAMs in the RAM module of the memory can be distributed in a plurality of ways, e.g. in interfoliated memory layers M or in combined memory and processor layers MP, each RAM being realized as an IRAM and via its dedicated processor being connected with a bus. All RAM buses are then controlled by the common control and communication processor. By using cache memories it has turned out to be difficult to maintain cache memory coherency with the use of three-dimensional multiple bus systems, but the IRAM concept implies that local memories dedicated to the separate CPU can be renounced while the latency problems connected with distant loading more or less may be eliminated or hidden. As the data processing device according to the present invention makes it possible to realize three-dimensional bus and network topologies, it will be possible to realize dynamic switching networks with optimal interconnectivity. In principle a very large number of processors may now all be connected dynamically with each other. Dependent on the physical size of the data processing device. it might with a suitable scaling of the RAM capacity be implemented a processing unit with several tens of processors which may be connected dynamically with complete connectivity. This is perhaps not an imposing number compared with supercomputers of the Cray type which is implemented with several thousands processors, but then one must take in regard the physical size of the computer according to the present invention, which basically is envisaged implemented with a form factor corresponding to one of the specifications for PCMCIA cards and then the possibility of being able to operate with processing speeds of one TFLOPS or more.

It is expected that three main types of MIMD architectures in a fourth generation of computers more or less shall converge. A fourth generation computer will hence comprise concepts taken both from computers with distributed memory system, computers with shared memory system and multithread computers. More particularly it is expected that it may be possible to combine multithread processors with the use of routes, cache

10

15

20

25

30

35

memories and catalogue. In the data processing device according to the present invention the physical realization of the RAMs of the memory unit with the use of an IRAM concept and interfoliated processor and memory layers, possibly combined processors and memory layers, and an extensive use of three-dimensional structures for communication and realization of components wholly can eliminate the use of cache memories and the thereby resulting cache coherency problem without latency problems arising. However, it is thinkable that the functional unit in the separate CPU may be realised with local dedicated memories, e.g. physically realized as integrated data instruction buffers in each functional unit in order to increase the processing speed.

As already mentioned, an IRAM concept may be used in the data processing device according to the present invention, preferably such that a dedicated processor is assigned to each separate RAM and connected with this RAM, and the only task of which will be accessing and retrieval therein, while the CPUs of the processing unit wholly will be free for exclusively handling the execution of logic and arithmetic operations. A fundamental realization of a combined IRAM and CPU layout is shown in fig. 26 which exploded in separate layers shows a processor/IRAM module in the data processing device according to the invention. It is to be understood that the embodiment shown therein substantially corresponds to configurations on the first and second level of the functional hierarchy. In fig. 26 the lowermost layer forms the substrate S and comprises the processor interface 3 which herein is shown as a combined control and communication processor 30. The control and communication processor 30 is via the processor bus 4 connected with an I/O circuit 31 which in its turn is connected with I/O interface 8 in order to realize communication with external devices and perpherial equipment. Single lines 33 also connect the control and communication processor 30 with the I/O circuit 31. A further circuit 32 is provided on the substrate S and similarly connected with the control and communication processor 30 over the processor bus 4. This further circuit 32 may according to need be implemented as a dedicated circuit, for instance in the form of a programmable codec. The symbol Δ on the control and communication circuit 30 indicates that the processor bus 4 is conveyed further as a vertical bus to the first processor layer P1 provided above the substrate S where the processor bus 4 is branching in horizontal buses which interconnects microprocessors or CPUs 5 provided in the layer P₁ and with the control and

10

15

20

25

30

35

WO 99/66551 PCT/NO99/00180

communication processor 30. This ensures that the microprocessors 5 which are here shown in a number of 4, but in no way need to be restricted to this number, can work in parallel. Above the first processor layer P₁ there is adjacently provided a second processor layer P2 which is connected to the layer P₁ via the processor bus 4. In the processor layer P₂ a number of dedicated processors 34 is provided and adapted to access a number of RAMs 6 provided in a memory layer M as shown in fig. 26. This takes place via memory/processor interfaces 7 which are provided in a separate, not more precisely denoted layer interfoliated between the processor layer P₂ and the memory layer M. Each IRAM processor 34 is over the respective assigned interface 7 connected with a RAM 6 in the memory layer M and serves exclusively for accessing and retrieving of data in the uniquely assigned RAM and for further transfer of the retrieved data on the processor bus 4 to the microprocessors 5 for processing therein. In this connection it is to be understood that the processor bus 4 which here is envisaged configured as a three-dimensional processor bus, may be implemented with herein not shown switches and multiplexers.

The processor layers P₁ and P₂ realize a processor module and the processor layer P2 the interfoliated layer with interfaces 7 and the RAM layer M realizes a IRAM module in the data processing device according to the invention. It is, of course, to be understood that the number of IRAM processors 7 and assigned RAMs 6 as shown in the figure, necessarily need not to be restricted respectively to 8, but may comprise a large or lesser number of each. Further can each RAM 6 comprise a memory port with a width of e.g. at least 1 Kb or consist of several memory groups with their own equally wide memory ports. In principle the memory bandwidth provided by IRAM module be the product of a number of memory ports, the port width and the port frequency. The processor bus 4 connects in the processor layer P2 the IRAM processors together over horizontal buses, while the connection between the IRAM processors 34 via the interfaces 7 to RAM 6 may well be formed as vertical electrical conducting structures in the layers P₂, M which forms the IRAM module in the data processing device according to the invention. In the layer M is further each RAM 6 interconnected over a horizontal memory bus 37 and further via vertical memory buses 2 which leads to a not shown memory interface 1, cf. fig. 5. The memory interface 1 provides connection to further, here not shown memories which are provided in further not shown memory layers which for instance may realize a mass

10

15

20

25

30

35

memory in the storage unit in the data processing device according to the invention. This memory interface 1 has in addition its own I/O interface 9 for loading data directly to the storage units, such this is shown in the mentioned fig. 5. Also, the processor bus 4 is connected with the memory interface 9 via a vertical bus, indicated by 36 in the figure. Further lozengy symbols 35 in each layer indicate how the processor bus 4 here forms a vertical structure which extends vertically through the layer in question.

The embodiment in fig. 26 shows an example of replication on the second level of the functional hierarchy, viz. a multiprocessor solution for implementing a MIMD architecture with shared memory system, as mentioned above and in principle shown in fig. 25. Via the control and communication processor 30 all processors 5, 34 may be interconnected, such that a full connectivity is obtained. Each microprocessor CPU in the processor layer P₁ may freely be switched between the IRAM processors 34 for accessing and retrieval of data in RAMs 6. All RAMs 6 in the memory layer M hence constitute the global address space for each microprocessor 5 in the processor layer P₁. An extensive use of vertical electrical conducting structures in the vertical sections of the processor bus 4 and the interfaces 7 will additionally contribute to a reduction of the latency.

The embodiment of the data processing device shown in fig. 26 may be adapted to a card format or subjected to other convenient form factors. The substrate S may preferably be made in silicon and the components formed in a conventional inorganic semiconductor technology which together with processor and memory layers realized wholly in organic materials, for instance polymers, implicates a hybrid inorganic/organic structural solution, but the data processing device might also wholly be realized in organic materials. By using suitable form factors a silicon substrate could be replaced by one or more silicon panels provided along respective side edges of the layerwise stacked configuration. Circuits and components realized in inorganic semiconductor technology could be provided in the side panels and be connected with the electrical conducting structures in the layers via electrical edge connections in at least one, but preferably more layers.

As shown in the above-mentioned examples of preferred embodiments the data processing device for practical application may be connected with I/O equipment and external and peripheral devices, e.g. keyboards, conventional

10

15

20

25

30

35

memories such as CD-ROM, and disk memories or display units. It is, however, nothing against the data processing device according to the invention being embodied with for instance a built-in display. If the data processing device is embodied in a card format, then the display may be provided in a layer on the top of the card and opposite the substrate and realized in a all-organic technology. A display of this kind may be implemented with the technology as shown in and mentioned in connection with figs. 8-10. The separate pixel of the display will in this case correspond to the functional element 17 in the electrode means in fig. 8a-c which for this purpose is realized as a light-emitting component. In this connection it shall once again be referred to the above-cited NO patent application 973390. The data processing device according to the invention may be driven with an additional power supply and will then be provided with not shown contact means and driving means, for instance provided in connection with the substrate. It is, however, nothing against using a proprietary, separate or built-in power supply, e.g. in the form of a thin planar battery which with the use of a card format could be located in its own power supply module, e.g. on the bottom side of the substrate S.

As the data processing device according to the invention also is completely scalable on the second level of the functional hierarchy, there is in reality no limitation to the number of CPU 5 and RAM 6 which may be provided. It is, however, to be understood that there are necessarily no one-to-one correspondence between RAMs and CPU, as data may be fetched from CPU 5 to any RAM 6 in the RAM layer. Simultaneously the dedicated processor 34 for RAM accessing realizes an IRAM concept and here it will, of course, be a one-to-one correspondence between RAM 6 and accessing processors 34.

The scalable concept which forms the basis of the data processing device according to the invention may be integrated with the parameters that is given in the introduction in connection with the discussion of the proposed IRAM systems. If it is e.g. supposed that the data processing device according to the invention is realized with a form factor corresponding to the PCMCIA card, i.e. of credit card size, with a thickness which for PCMCIA type I is 3.3 mm, for type II 5 mm and for type III 10.5 mm, it will be possible to implement RAMs with Gbyte capacity and mass memories with Tbyte capacity. On the first level of the functional hierarchy there may then

10

15

20

25

30

35

in a card configuration of this kind be realized from about one thousand to several thousand processor and memory layers P, M, MP and with intelligent RAMs (IRAM) in large numbers for parallel processing. In principle each separate processor or even its execution units may dynamically be assigned directly to the RAMs. The generation of so-called virtual distributed memory systems will provide each separate CPU with a virtually local address space and hence be able to combine the advantages of MIMD architectures with distributed memory system and MIMD architecture with shared memory system and provide a conflict-free global physical address space. The implication thereof is that a memory bandwidth in the range of several Tbytes/s simply may be realized. Simultaneously the combination of data and function parallel CPU architectures, for instance with the use of 10⁵ parallel floating number pipelines, provides a theoretical processing speed of about 1 TFLOPS. The memory capacity of the present invention has at any rate no limit, as the RAM capacity scales with the processor capacity and still retains an optimal interconnectivity thanks to the unrestricted possibility of combining vertical and horizontal structures in stacked layers. The data processing device according to the invention configured for instance as a PCMCIA card of type I shall with a mass memory of 1000 stacked layers, an area of 100 mm² in each layer and a storage density of 10⁷ bit/mm² be able to store 1,25·10¹² byte (1.25 Tbyte) which for instance corresponds to 10⁶ common books of 250 pages each. If a data compression technology, e.g. of the kind which has been commercialized as FAST Video Transfer and developed by the company Fast Search & Transfer AS, Oslo, a subsidiary of the applicant, more than 1500 evening length movies compressed from a standard video format may for instance be stored for later decoding and display in data processing device according to the invention.

It is, however, to be remarked that the data processing device according to the invention in no way has to be realized as a PCMCIA card. On the contrary it can be given an appropriate form factor for the purpose and for instance be realized as thin flexible sheets or bands of any extension, but possibly with fewer layers, or hopefully with organic materials without using any hybrid solution.

Summing up the data processing device according to the invention, beyond all realized in a standard card format such as PCMCIA, provides the first actually personal computer with full portability and which according choice

WO 99/66551 PCT/NO99/00180

may be connected against suitable peripheral units such as display devices, keyboards and printers everywhere and with a capacity which with regard to a processor performance and access time far exceeds all known computers, including also the so-called supercomputers. As the production cost for a data processing device according to the invention in no way are prohibitive, it is on the contrary expected that the cost will lie far below even today's PCs, it will represent a paradigm shift in relation to the present conception of data technology and offer almost unlimited possibility for data processing even in an individualizing and wholly personal context.

20

PATENT CLAIMS

- 1. Scaleable integrated data processing device, particularly a microcomputer, comprising a processing unit, wherein the processing unit comprises one or more processors, and a storage unit, wherein the storage unit comprises one or more memories, and wherein the data processing device is provided on a carrier substrate (S), characterized in that the data processing device comprises mutually adjacent, substantially parallel stacked layers (P, M, MP),
- that the processing unit and the storage unit are provided in one or more layers, the separate layers being provided with a selected number of processors and memories in selected combinations, that each layer comprises in or on the layer horizontal electrical conducting structures which forms electrical internal connections in the layer, and that each layer comprises further electrical structures which provide electrical connection to other layers and to the exterior of the data processing device.
 - 2. Scaleable integrated data processing device according to claim 1, characterized in that one or more layers are realized in the form of a number of sublayers in a technology which on a first level of a functional hierarchy configures functionally one or more layers as a combined processor and memory layer (MP), or one or more layers substantially as processor layers (P) or one or more layers substantially as memory layers (M).
- 3. Scaleable integrated data processing device according to claim 2, characterized in that the processing unit in a layer (P, MP) is configured functionally on a second level of the functional hierarchy as one or more processors (5) or parts of one or more processors (5), at least one processor constituting a central processing unit or microprocessor (5) in the data processing device, and possible further processors optionally being configured as control and/or communication processors respectively.
 - 4. Scaleable integrated data processing device according to claim 3, characterized in that the central processing (5) unit is configured functionally on a third level of the functional hierarchy as a parallel processor with several execution units working in parallel provided in one and the same

20

25

30

layer (P, MP) or in two or more layers (P, MP) or in sublayers of these layers to provide an optimal interconnection topology.

- 5. Scaleable integrated data processing device according to claim 2, wherein more than one central processing unit is provided, characterized in that each central processing unit (5) is mutually connected and adapted for working in parallel and provided in one and the same layer (P, MP) or in two or more layers (P, MP) to provide an optimal interconnection topology.
- 6. Scaleable integrated data processing device according to claim 3,
 10 characterized in that the storage unit in a layer (M, MP) is configured
 functionally on a second level of the functional hierarchy as one or more
 memories or parts of one or more memories, at least one memory constituting
 a RAM (6) and being connected with at least one central processing unit or
 microprocessor (5) in the data processing device, and possible further
 15 memories optionally being configured as high-speed memories, ROMs,
 WORM, ERASABLE and REWRITEABLE respectively.
 - 7. Scaleable integrated data processing device according to claim 6, characterized in that two or more RAMs (6) are connected to a central processing unit and respectively assigned to two or more subunits in the central processing unit (5), RAMs (6) and subunits being distributed in selected combinations in one or more layers (P, M, MP) to provide an optimal interconnection topology.
 - 8. Scaleable integrated data processing device according to claim 6, wherein two or more central processing units (5) which are connected with one or more common RAM or RAMs (6), characterized in that each central processing unit is provided in mutually adjacent layers (P, MP), or distributed in selected combinations between two or more layers (P, MP), and that the common RAM or RAMs are provided in selected combinations in one or more of the central processing layers (P, MP) and/or in one or more memory layers (M) adjacent to the central processing layers or interfoliated therebetween to provide an optimal interconnection topology.
 - 9. Scaleable integrated data processing device according to claim 6, characterized in that at least a part of the storage unit constitutes a mass


10


15


20


memory, the mass memory optionally being configured as RAM, ROM, WORM or ERASABLE or REWRITEABLE or combinations thereof.


- 10. Scaleable integrated data processing device according to claim 2, wherein the data processing unit comprises several processor layers (P) and several memory layers (M), characterized in that the memory layers (M) in order to reduce the signal paths therebetween and the processor layers (P) are interfoliated between the latter.
- 11. Scaleable integrated data processing device according to claim 1, characterized in that further electrical structures in a layer (P, M, MP) are provided on at least a side edge of the layer as an electrical edge connection.
- 12. Scaleable integrated data processing device according to claim 1, characterized in that the further electrical conducting structures in a layer (P, M, MP) are provided as vertical conducting structures which form an electrical connection in the cross direction of the layer and perpendicular to its plane to contact electrical conducting structures in other layers.
- 13. Scaleable integrated data processing device according to claim 1, characterized in that one or more layers (P, M, MP) are formed of an organic thin-film material, the organic thin-film material or materials being selected among monomers, oligomers and polymeric organic materials and metal organic complexes, or combinations of materials of this kind.
- 14. Scaleable integrated data processing device according to claim 13, characterized in that all layers (P, M, MP) are formed of organic thin-film material.
- 15. Scaleable integrated data processing device according to claim 1, characterized in that one or more layers (P, M, MP) are formed of inorganic thin-film material, the inorganic thin-film materials being selected among crystalline, polycrystalline and amorphous thin-film materials, or combinations of materials of this kind.
- 16. Scaleable integrated data processing device according to claim 13 or 14, characterized in that two or more layers (P, M, MP) are formed of both organic and inorganic thin-film materials or combinations of materials of this kind.













4/20





;;

Fig.7a







Fig.7b














Fig.7f

7/20










Fig.8b










Fig. 10








Fig. 13





Fig. 14









Fig. 15










Fig. 18




Fig. 19a




Fig. 19b




Fig. 19c




Fig. 19d




Fig.20

**




Fig.21a




Fig.21b




Fig.22




Fig.23




Fig.24





Fig.25



PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

.BIRCH, STEWART, KOLASCH & BIRCH, LLP

COMBINED DECLARATION AND POWER OF ATTORNEY

ATTORNE	Y DOCKE	NO
000).	11 AD	

_ (if applicable)

FOR PATENT AND DESIGN APPLICATIONS

2834**-119**

Date of Filing (Month/Day/Year)

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one inventor is named below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **Insert Title:** Scalable integrated data processing device the specification of which is attached hereto. If not attached hereto, Fill in Appropriate Information the specification was filed on_ For Use Without _____; and /or United States Application Number___ Specification Attached: as PCT the specification was filed on 2 June 1999 International Application Number PCT/N099/00180 ; and was

amended under PCT Article 19 on_

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (six months for designs) prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Q	
LJ.	
1	
¥	
	Insert Priority
-	Information:
Li	(if appropriate)
7	

Prior Foreign Application(s)				Claimed
Prior Foreign Application(s) 19982518	Norway	June 2, 1998	X	
(Number)	(Country)	(Month/Day/Year Filed)	Yes	No
(Number)	(Country)	(Month/Day/Year Filed)	Yes	No
(Number)	(Country)	(Month/Day/Year Filed)	Yes	No
(Number)	(Country)	(Month/Day/Year Filed)	Yes	No
(Number)	(Country)	(Month/Day/Year Filed)	Yes	No
		10. (C 1 0110/-) of one Unit	end States r	roviciona

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

Insert Provisional Application(s): (if any)

(Filing Date) (Application Number) (Application Number)

All Foreign Applications, if any, for any Patent or Inventor's Certificate Filed More Than 12 Months (6 Months for Designs) Prior To The Filing Date of This Application:

Insert Requested Information: (if appropriate)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Insert Prior U.S.
Application(s):
(if any)

(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)
(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)

I hereby appoint the following attorneys to prosecute this application and/or an international application based on this application and to transact all business in the Patent and Trademark Office connected therewith and in connection with the resulting patent based on instructions received from the entity who first sent the application papers to the attorneys identified below, unless the inventor(s) or assignee provides said attorneys with a written notice to the contrary:

(Reg. No. 21,066) Raymond C. Stewart (Reg. No. 19,382). Terrell C. Birch (Reg. No. 28,380) James M. Slattery (Reg. No. 22,463) Joseph A. Kolasch (Reg. No. 29,680) Michael K. Mutter (Reg. No. 24,448) Bernard L. Sweeney Gerald M. Murphy, Jr. (Reg. No. 28,977) (Reg. No. 29,271) Charles Gorenstein (Reg. No. 32,644) (Reg. No. 30,330) Terry L. Clark Leonard R. Svensson (Reg. No. 32,181) Marc S. Weiner (Reg. No. 32,868) Andrew D. Meikle (Reg. No. 33,443) Andrew F. Reish (Reg. No. 32,334) Joe McKinney Muncy (Reg. No. 34,313) (Reg. No. 32,350) Donald J. Daley C. Joseph Faraci

Send Correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP

P.O. Box 747 • Falls Church, Virginia 22040-0747

Telephone: (703) 205-8000 • Facsimile: (703) 205-8050

PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

1	00		
Full Name of First or Sole Inventor: Insert Name of Inventor Insert Date This	GIVEN NAME FAMILY NAME INVENTOR'S SIGNATURE Hans Gude GUDESEN January	cken	DATE*
Document is Signed Insert Residence Insert Citizenship	Residence (City, State & Country) BRUSSELS BELGIUM BRUSSELS BELG	NORWEGIAN	
Insert Post Office Address	POST OFFICE ADDRESS (Complete Street Address including City, State & Country) c/o K. Gudesen of Hans Petters vei 7, N-1639 Gamle GIVEN NAME FAMILY NAME INVENTOR'S SIGNATURE	e Fredrikst	ad Norway
Full Name of Second Inventor, if any:	Residence (City, State & Country)	CITIZENSHIP	
	Båstadryggen 19, N-1370 ASKER NORWAY NOWAY POST OFFICE ADDRESS (Complete Street Address including City, State & Country)	NORWEGIAN	
•	Båstadryggen 19, N-1370 Asker Norway GIVEN NAME FAMILY NAME HAVENTOR'S SIGNATURE		DATE*
Full Name of Third Inventor, if any See above	Geirr I. LEISTAD Residence (City, State & Country)	CITIZENSHIP	
	Jongsstubben 19 N-1300 SANDVIKA NORWAY NORWAY POST OFFICE ADDRESS (Complete Street Address including City, State & Country)	NORWEGIAN	
•	Jongsstubben 19 N-1300 Sandvika Norway		
Full Name of Fourth Inventor, if any	GIVEN NAME FAMILY NAME INVENTOR'S SIGNATURE		DATE*
see above	Residence (City, State & Country)	CITIZENSHIP	
	POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		
Full Name of Fifth Inventor, if any	GIVEN NAME FAMILY NAME INVENTOR'S SIGNATURE		DATE*
see above	Residence (City, State & Country)	CITIZENSHIP	
	POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		